1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 3
# RUN: llc -mtriple=riscv32 -mattr=+zfh -run-pass=instruction-select -verify-machineinstrs %s -o - | \
# RUN: FileCheck %s
---
name: is_fpclass_f16
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $f10_h
; CHECK-LABEL: name: is_fpclass_f16
; CHECK: liveins: $f10_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h
; CHECK-NEXT: [[FCLASS_H:%[0-9]+]]:gpr = FCLASS_H [[COPY]]
; CHECK-NEXT: [[ANDI:%[0-9]+]]:gpr = ANDI [[FCLASS_H]], 152
; CHECK-NEXT: [[SLTU:%[0-9]+]]:gpr = SLTU $x0, [[ANDI]]
; CHECK-NEXT: $x10 = COPY [[SLTU]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:fprb(s16) = COPY $f10_h
%3:gprb(s32) = G_CONSTANT i32 152
%4:gprb(s32) = G_CONSTANT i32 0
%5:gprb(s32) = G_FCLASS %0(s16)
%6:gprb(s32) = G_AND %5, %3
%7:gprb(s32) = G_ICMP intpred(ne), %6(s32), %4
$x10 = COPY %7(s32)
PseudoRET implicit $x10
...
---
name: is_fpclass_f16_onehot
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $f10_h
; CHECK-LABEL: name: is_fpclass_f16_onehot
; CHECK: liveins: $f10_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h
; CHECK-NEXT: [[FCLASS_H:%[0-9]+]]:gpr = FCLASS_H [[COPY]]
; CHECK-NEXT: [[ANDI:%[0-9]+]]:gpr = ANDI [[FCLASS_H]], 256
; CHECK-NEXT: [[SLTU:%[0-9]+]]:gpr = SLTU $x0, [[ANDI]]
; CHECK-NEXT: $x10 = COPY [[SLTU]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:fprb(s16) = COPY $f10_h
%3:gprb(s32) = G_CONSTANT i32 256
%4:gprb(s32) = G_CONSTANT i32 0
%5:gprb(s32) = G_FCLASS %0(s16)
%6:gprb(s32) = G_AND %5, %3
%7:gprb(s32) = G_ICMP intpred(ne), %6(s32), %4
$x10 = COPY %7(s32)
PseudoRET implicit $x10
...
---
name: is_fpclass_f16_one
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $f10_h
; CHECK-LABEL: name: is_fpclass_f16_one
; CHECK: liveins: $f10_h
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:fpr16 = COPY $f10_h
; CHECK-NEXT: [[FCLASS_H:%[0-9]+]]:gpr = FCLASS_H [[COPY]]
; CHECK-NEXT: [[ANDI:%[0-9]+]]:gpr = ANDI [[FCLASS_H]], 1
; CHECK-NEXT: [[SLTU:%[0-9]+]]:gpr = SLTU $x0, [[ANDI]]
; CHECK-NEXT: $x10 = COPY [[SLTU]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:fprb(s16) = COPY $f10_h
%3:gprb(s32) = G_CONSTANT i32 1
%4:gprb(s32) = G_CONSTANT i32 0
%5:gprb(s32) = G_FCLASS %0(s16)
%6:gprb(s32) = G_AND %5, %3
%7:gprb(s32) = G_ICMP intpred(ne), %6(s32), %4
$x10 = COPY %7(s32)
PseudoRET implicit $x10
...
|