1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv32 -mattr=+zbb -run-pass=instruction-select \
# RUN: -simplify-mir -verify-machineinstrs %s -o - | FileCheck %s
# RUN: llc -mtriple=riscv32 -mattr=+zbkb -run-pass=instruction-select \
# RUN: -simplify-mir -verify-machineinstrs %s -o - | FileCheck %s
---
name: rotl_i32
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x10, $x11
; CHECK-LABEL: name: rotl_i32
; CHECK: liveins: $x10, $x11
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x10
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x11
; CHECK-NEXT: [[ROL:%[0-9]+]]:gpr = ROL [[COPY]], [[COPY1]]
; CHECK-NEXT: $x10 = COPY [[ROL]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s32) = COPY $x10
%1:gprb(s32) = COPY $x11
%2:gprb(s32) = G_ROTL %0, %1(s32)
$x10 = COPY %2(s32)
PseudoRET implicit $x10
...
---
name: rotr_i32
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x10, $x11
; CHECK-LABEL: name: rotr_i32
; CHECK: liveins: $x10, $x11
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x10
; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr = COPY $x11
; CHECK-NEXT: [[ROR:%[0-9]+]]:gpr = ROR [[COPY]], [[COPY1]]
; CHECK-NEXT: $x10 = COPY [[ROR]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s32) = COPY $x10
%1:gprb(s32) = COPY $x11
%2:gprb(s32) = G_ROTR %0, %1(s32)
$x10 = COPY %2(s32)
PseudoRET implicit $x10
...
---
name: rotl_imm_i32
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x10
; CHECK-LABEL: name: rotl_imm_i32
; CHECK: liveins: $x10
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x10
; CHECK-NEXT: [[RORI:%[0-9]+]]:gpr = RORI [[COPY]], 27
; CHECK-NEXT: $x10 = COPY [[RORI]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s32) = COPY $x10
%1:gprb(s32) = G_CONSTANT i32 5
%2:gprb(s32) = G_ROTL %0, %1(s32)
$x10 = COPY %2(s32)
PseudoRET implicit $x10
...
---
name: rotr_imm_i32
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $x10
; CHECK-LABEL: name: rotr_imm_i32
; CHECK: liveins: $x10
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr = COPY $x10
; CHECK-NEXT: [[RORI:%[0-9]+]]:gpr = RORI [[COPY]], 5
; CHECK-NEXT: $x10 = COPY [[RORI]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s32) = COPY $x10
%1:gprb(s32) = G_CONSTANT i32 5
%2:gprb(s32) = G_ROTR %0, %1(s32)
$x10 = COPY %2(s32)
PseudoRET implicit $x10
...
|
