1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; Test 64-bit atomic minimum and maximum. Here we match the z10 versions,
; which can't use LOCGR.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z10 | FileCheck %s
; Todo: If-converter no longer producing CondReturns (with AtomicExpand pass).
; Check signed minimum.
define i64 @f1(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f1:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB0_2
; CHECK-NEXT: .LBB0_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB0_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB0_4
; CHECK-NEXT: .LBB0_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjle %r2, %r4, .LBB0_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB0_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB0_1
; CHECK-NEXT: .LBB0_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%res = atomicrmw min ptr %src, i64 %b seq_cst
ret i64 %res
}
; Check signed maximum.
define i64 @f2(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f2:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB1_2
; CHECK-NEXT: .LBB1_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB1_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB1_4
; CHECK-NEXT: .LBB1_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjh %r2, %r4, .LBB1_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB1_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB1_1
; CHECK-NEXT: .LBB1_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%res = atomicrmw max ptr %src, i64 %b seq_cst
ret i64 %res
}
; Check unsigned minimum.
define i64 @f3(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f3:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB2_2
; CHECK-NEXT: .LBB2_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB2_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB2_4
; CHECK-NEXT: .LBB2_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: clgrjle %r2, %r4, .LBB2_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB2_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB2_1
; CHECK-NEXT: .LBB2_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%res = atomicrmw umin ptr %src, i64 %b seq_cst
ret i64 %res
}
; Check unsigned maximum.
define i64 @f4(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f4:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB3_2
; CHECK-NEXT: .LBB3_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB3_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB3_4
; CHECK-NEXT: .LBB3_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: clgrjh %r2, %r4, .LBB3_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB3_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB3_1
; CHECK-NEXT: .LBB3_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%res = atomicrmw umax ptr %src, i64 %b seq_cst
ret i64 %res
}
; Check the high end of the aligned CSG range.
define i64 @f5(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f5:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 524280(%r3)
; CHECK-NEXT: j .LBB4_2
; CHECK-NEXT: .LBB4_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB4_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 524280(%r3)
; CHECK-NEXT: je .LBB4_4
; CHECK-NEXT: .LBB4_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjle %r2, %r4, .LBB4_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB4_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB4_1
; CHECK-NEXT: .LBB4_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%ptr = getelementptr i64, ptr %src, i64 65535
%res = atomicrmw min ptr %ptr, i64 %b seq_cst
ret i64 %res
}
; Check the next doubleword up, which requires separate address logic.
define i64 @f6(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f6:
; CHECK: # %bb.0:
; CHECK-NEXT: agfi %r3, 524288
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB5_2
; CHECK-NEXT: .LBB5_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB5_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB5_4
; CHECK-NEXT: .LBB5_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjle %r2, %r4, .LBB5_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB5_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB5_1
; CHECK-NEXT: .LBB5_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%ptr = getelementptr i64, ptr %src, i64 65536
%res = atomicrmw min ptr %ptr, i64 %b seq_cst
ret i64 %res
}
; Check the low end of the CSG range.
define i64 @f7(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f7:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, -524288(%r3)
; CHECK-NEXT: j .LBB6_2
; CHECK-NEXT: .LBB6_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB6_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, -524288(%r3)
; CHECK-NEXT: je .LBB6_4
; CHECK-NEXT: .LBB6_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjle %r2, %r4, .LBB6_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB6_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB6_1
; CHECK-NEXT: .LBB6_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%ptr = getelementptr i64, ptr %src, i64 -65536
%res = atomicrmw min ptr %ptr, i64 %b seq_cst
ret i64 %res
}
; Check the next doubleword down, which requires separate address logic.
define i64 @f8(i64 %dummy, ptr %src, i64 %b) {
; CHECK-LABEL: f8:
; CHECK: # %bb.0:
; CHECK-NEXT: agfi %r3, -524296
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB7_2
; CHECK-NEXT: .LBB7_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB7_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB7_4
; CHECK-NEXT: .LBB7_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjle %r2, %r4, .LBB7_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB7_2 Depth=1
; CHECK-NEXT: lgr %r0, %r4
; CHECK-NEXT: j .LBB7_1
; CHECK-NEXT: .LBB7_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%ptr = getelementptr i64, ptr %src, i64 -65537
%res = atomicrmw min ptr %ptr, i64 %b seq_cst
ret i64 %res
}
; Check that indexed addresses are not allowed.
define i64 @f9(i64 %dummy, i64 %base, i64 %index, i64 %b) {
; CHECK-LABEL: f9:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 0(%r4,%r3)
; CHECK-NEXT: agr %r3, %r4
; CHECK-NEXT: j .LBB8_2
; CHECK-NEXT: .LBB8_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB8_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB8_4
; CHECK-NEXT: .LBB8_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgrjle %r2, %r5, .LBB8_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB8_2 Depth=1
; CHECK-NEXT: lgr %r0, %r5
; CHECK-NEXT: j .LBB8_1
; CHECK-NEXT: .LBB8_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%add = add i64 %base, %index
%ptr = inttoptr i64 %add to ptr
%res = atomicrmw min ptr %ptr, i64 %b seq_cst
ret i64 %res
}
; Check that constants are handled.
define i64 @f10(i64 %dummy, ptr %ptr) {
; CHECK-LABEL: f10:
; CHECK: # %bb.0:
; CHECK-NEXT: lg %r2, 0(%r3)
; CHECK-NEXT: j .LBB9_2
; CHECK-NEXT: .LBB9_1: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB9_2 Depth=1
; CHECK-NEXT: csg %r2, %r0, 0(%r3)
; CHECK-NEXT: je .LBB9_4
; CHECK-NEXT: .LBB9_2: # %atomicrmw.start
; CHECK-NEXT: # =>This Inner Loop Header: Depth=1
; CHECK-NEXT: lgr %r0, %r2
; CHECK-NEXT: cgijl %r2, 43, .LBB9_1
; CHECK-NEXT: # %bb.3: # %atomicrmw.start
; CHECK-NEXT: # in Loop: Header=BB9_2 Depth=1
; CHECK-NEXT: lghi %r0, 42
; CHECK-NEXT: j .LBB9_1
; CHECK-NEXT: .LBB9_4: # %atomicrmw.end
; CHECK-NEXT: br %r14
%res = atomicrmw min ptr %ptr, i64 42 seq_cst
ret i64 %res
}
|
