1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 4
# RUN: llc -mtriple=s390x-linux-gnu -mcpu=z13 -run-pass=peephole-opt -o - %s | FileCheck %s
---
name: fold_vgbm_0_copyvr128_to_gr128_virtreg
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: fold_vgbm_0_copyvr128_to_gr128_virtreg
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[LGHI:%[0-9]+]]:gr64bit = LGHI 0
; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:gr128bit = REG_SEQUENCE [[LGHI]], %subreg.subreg_h64, [[LGHI]], %subreg.subreg_l64
; CHECK-NEXT: $r0q = COPY [[REG_SEQUENCE]]
; CHECK-NEXT: Return implicit $r0q
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
%3:gr128bit = COPY %2
$r0q = COPY %3
Return implicit $r0q
...
---
name: fold_vgbm_0_copyvr128_to_gr128_virtreg_dbg_use
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: fold_vgbm_0_copyvr128_to_gr128_virtreg_dbg_use
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[LGHI:%[0-9]+]]:gr64bit = LGHI 0
; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:gr128bit = REG_SEQUENCE [[LGHI]], %subreg.subreg_h64, [[LGHI]], %subreg.subreg_l64
; CHECK-NEXT: DBG_VALUE %2:vr128bit
; CHECK-NEXT: $r0q = COPY [[REG_SEQUENCE]]
; CHECK-NEXT: Return implicit $r0q
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
%3:gr128bit = COPY %2
DBG_VALUE %2
$r0q = COPY %3
Return implicit $r0q
...
---
name: fold_vgbm_0_copyvr128_to_gr128_virtreg_multi_use
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: fold_vgbm_0_copyvr128_to_gr128_virtreg_multi_use
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 0
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gr128bit = COPY [[VGBM]]
; CHECK-NEXT: $r0q = COPY [[COPY2]]
; CHECK-NEXT: $r2q = COPY [[COPY2]]
; CHECK-NEXT: Return implicit $r0q, implicit $r2q
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
%3:gr128bit = COPY %2
%4:gr128bit = COPY %2
$r0q = COPY %3
$r2q = COPY %4
Return implicit $r0q, implicit $r2q
...
---
name: fold_vgbm_0_copyvr128_to_gr128_physreg
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: fold_vgbm_0_copyvr128_to_gr128_physreg
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 0
; CHECK-NEXT: $r0q = COPY [[VGBM]]
; CHECK-NEXT: Return implicit $r0q
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
$r0q = COPY %2
Return implicit $r0q
...
---
name: no_fold_vgbm_0_copyvr128_to_vr128_virtreg
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: no_fold_vgbm_0_copyvr128_to_vr128_virtreg
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 0
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vr128bit = COPY [[VGBM]]
; CHECK-NEXT: $v0 = COPY [[COPY2]]
; CHECK-NEXT: Return implicit $v0
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
%3:vr128bit = COPY %2
$v0 = COPY %3
Return implicit $v0
...
---
name: no_fold_vgbm_0_copyvr128_to_vr128_physreg
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: no_fold_vgbm_0_copyvr128_to_vr128_physreg
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 0
; CHECK-NEXT: $v0 = COPY [[VGBM]]
; CHECK-NEXT: Return implicit $v0
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
$v0 = COPY %2
Return implicit $v0
...
---
name: fold_vgbm_1_copyvr128_to_gr128_virtreg
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: fold_vgbm_1_copyvr128_to_gr128_virtreg
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 1
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gr128bit = COPY [[VGBM]]
; CHECK-NEXT: $r0q = COPY [[COPY2]]
; CHECK-NEXT: Return implicit $r0q
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 1
%3:gr128bit = COPY %2
$r0q = COPY %3
Return implicit $r0q
...
---
name: no_fold_vgbm_0_noncopy_use
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: no_fold_vgbm_0_noncopy_use
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 0
; CHECK-NEXT: Return implicit [[VGBM]]
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
Return implicit %2
...
---
name: fold_vgbm_0_copyvr128_to_gr64_subreg_h64
tracksRegLiveness: true
body: |
bb.0:
liveins: $r2d
; CHECK-LABEL: name: fold_vgbm_0_copyvr128_to_gr64_subreg_h64
; CHECK: liveins: $r2d
; CHECK-NEXT: {{ $}}
; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64bit = COPY $r2d
; CHECK-NEXT: [[COPY1:%[0-9]+]]:addr64bit = COPY [[COPY]]
; CHECK-NEXT: [[VGBM:%[0-9]+]]:vr128bit = VGBM 0
; CHECK-NEXT: [[COPY2:%[0-9]+]]:gr64bit = COPY [[VGBM]].subreg_h64
; CHECK-NEXT: $r0d = COPY [[COPY2]]
; CHECK-NEXT: Return implicit $r0d
%0:gr64bit = COPY $r2d
%1:addr64bit = COPY %0
%2:vr128bit = VGBM 0
%3:gr64bit = COPY %2.subreg_h64
$r0d = COPY %3
Return implicit $r0d
...
|