1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+ndd -verify-machineinstrs | FileCheck %s
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+ndd,nf -verify-machineinstrs | FileCheck --check-prefix=NF %s
define i16 @mul16rr(i16 noundef %a, i16 noundef %b) {
; CHECK-LABEL: mul16rr:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imull %esi, %edi, %eax
; CHECK-NEXT: # kill: def $ax killed $ax killed $eax
; CHECK-NEXT: retq
;
; NF-LABEL: mul16rr:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imull %esi, %edi, %eax
; NF-NEXT: # kill: def $ax killed $ax killed $eax
; NF-NEXT: retq
entry:
%mul = mul i16 %a, %b
ret i16 %mul
}
define i32 @mul32rr(i32 noundef %a, i32 noundef %b) {
; CHECK-LABEL: mul32rr:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imull %esi, %edi, %eax
; CHECK-NEXT: retq
;
; NF-LABEL: mul32rr:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imull %esi, %edi, %eax
; NF-NEXT: retq
entry:
%mul = mul i32 %a, %b
ret i32 %mul
}
define i64 @mul64rr(i64 noundef %a, i64 noundef %b) {
; CHECK-LABEL: mul64rr:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulq %rsi, %rdi, %rax
; CHECK-NEXT: retq
;
; NF-LABEL: mul64rr:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulq %rsi, %rdi, %rax
; NF-NEXT: retq
entry:
%mul = mul i64 %a, %b
ret i64 %mul
}
define i16 @smul16rr(i16 noundef %a, i16 noundef %b) {
; CHECK-LABEL: smul16rr:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulw %si, %di, %ax
; CHECK-NEXT: retq
;
; NF-LABEL: smul16rr:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulw %si, %di, %ax
; NF-NEXT: retq
entry:
%t = call {i16, i1} @llvm.smul.with.overflow.i16(i16 %a, i16 %b)
%mul = extractvalue {i16, i1} %t, 0
ret i16 %mul
}
define i32 @smul32rr(i32 noundef %a, i32 noundef %b) {
; CHECK-LABEL: smul32rr:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imull %esi, %edi, %eax
; CHECK-NEXT: retq
;
; NF-LABEL: smul32rr:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imull %esi, %edi, %eax
; NF-NEXT: retq
entry:
%t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %a, i32 %b)
%mul = extractvalue {i32, i1} %t, 0
ret i32 %mul
}
define i64 @smul64rr(i64 noundef %a, i64 noundef %b) {
; CHECK-LABEL: smul64rr:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulq %rsi, %rdi, %rax
; CHECK-NEXT: retq
;
; NF-LABEL: smul64rr:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulq %rsi, %rdi, %rax
; NF-NEXT: retq
entry:
%t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %a, i64 %b)
%mul = extractvalue {i64, i1} %t, 0
ret i64 %mul
}
define i16 @mul16rm(i16 noundef %a, ptr %ptr) {
; CHECK-LABEL: mul16rm:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulw (%rsi), %di, %ax
; CHECK-NEXT: retq
;
; NF-LABEL: mul16rm:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulw (%rsi), %di, %ax
; NF-NEXT: retq
entry:
%b = load i16, ptr %ptr
%mul = mul i16 %a, %b
ret i16 %mul
}
define i32 @mul32rm(i32 noundef %a, ptr %ptr) {
; CHECK-LABEL: mul32rm:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imull (%rsi), %edi, %eax
; CHECK-NEXT: retq
;
; NF-LABEL: mul32rm:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imull (%rsi), %edi, %eax
; NF-NEXT: retq
entry:
%b = load i32, ptr %ptr
%mul = mul i32 %a, %b
ret i32 %mul
}
define i64 @mul64rm(i64 noundef %a, ptr %ptr) {
; CHECK-LABEL: mul64rm:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulq (%rsi), %rdi, %rax
; CHECK-NEXT: retq
;
; NF-LABEL: mul64rm:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulq (%rsi), %rdi, %rax
; NF-NEXT: retq
entry:
%b = load i64, ptr %ptr
%mul = mul i64 %a, %b
ret i64 %mul
}
define i16 @smul16rm(i16 noundef %a, ptr %ptr) {
; CHECK-LABEL: smul16rm:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulw (%rsi), %di, %ax
; CHECK-NEXT: retq
;
; NF-LABEL: smul16rm:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulw (%rsi), %di, %ax
; NF-NEXT: retq
entry:
%b = load i16, ptr %ptr
%t = call {i16, i1} @llvm.smul.with.overflow.i16(i16 %a, i16 %b)
%mul = extractvalue {i16, i1} %t, 0
ret i16 %mul
}
define i32 @smul32rm(i32 noundef %a, ptr %ptr) {
; CHECK-LABEL: smul32rm:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imull (%rsi), %edi, %eax
; CHECK-NEXT: retq
;
; NF-LABEL: smul32rm:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imull (%rsi), %edi, %eax
; NF-NEXT: retq
entry:
%b = load i32, ptr %ptr
%t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %a, i32 %b)
%mul = extractvalue {i32, i1} %t, 0
ret i32 %mul
}
define i64 @smul64rm(i64 noundef %a, ptr %ptr) {
; CHECK-LABEL: smul64rm:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: imulq (%rsi), %rdi, %rax
; CHECK-NEXT: retq
;
; NF-LABEL: smul64rm:
; NF: # %bb.0: # %entry
; NF-NEXT: {nf} imulq (%rsi), %rdi, %rax
; NF-NEXT: retq
entry:
%b = load i64, ptr %ptr
%t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %a, i64 %b)
%mul = extractvalue {i64, i1} %t, 0
ret i64 %mul
}
declare { i16, i1 } @llvm.smul.with.overflow.i16(i16, i16) nounwind readnone
declare { i32, i1 } @llvm.smul.with.overflow.i32(i32, i32) nounwind readnone
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) nounwind readnone
|
