File: prefetch.ll

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,998,520 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (54 lines) | stat: -rw-r--r-- 2,516 bytes parent folder | download | duplicates (7)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-- -mattr=+sse | FileCheck %s --check-prefix=X86-SSE
; RUN: llc < %s -mtriple=i686-- -mattr=+avx | FileCheck %s --check-prefix=X86-SSE
; RUN: llc < %s -mtriple=i686-- -mattr=+sse,+prfchw | FileCheck %s -check-prefix=X86-PRFCHWSSE
; RUN: llc < %s -mtriple=i686-- -mattr=+prfchw | FileCheck %s -check-prefix=X86-PRFCHWSSE
; RUN: llc < %s -mtriple=i686-- -mcpu=slm | FileCheck %s -check-prefix=X86-PRFCHWSSE
; RUN: llc < %s -mtriple=i686-- -mcpu=btver2 | FileCheck %s -check-prefix=X86-PRFCHWSSE
; RUN: llc < %s -mtriple=i686-- -mcpu=btver2 -mattr=-prfchw | FileCheck %s -check-prefix=X86-SSE
; RUN: llc < %s -mtriple=i686-- -mattr=+prfchw | FileCheck %s -check-prefix=X86-PRFCHWSSE

; Rules:
; sse provides prefetch0/1/2/nta
; supporting prefetchw implicitly provides prefetcht0/1/2/nta as well, as we need something to fall back to for the non-write hint.

define void @t(ptr %ptr) nounwind  {
; X86-SSE-LABEL: t:
; X86-SSE:       # %bb.0: # %entry
; X86-SSE-NEXT:    movl {{[0-9]+}}(%esp), %eax
; X86-SSE-NEXT:    prefetcht2 (%eax)
; X86-SSE-NEXT:    prefetcht1 (%eax)
; X86-SSE-NEXT:    prefetcht0 (%eax)
; X86-SSE-NEXT:    prefetchnta (%eax)
; X86-SSE-NEXT:    prefetcht2 (%eax)
; X86-SSE-NEXT:    prefetcht1 (%eax)
; X86-SSE-NEXT:    prefetcht0 (%eax)
; X86-SSE-NEXT:    prefetchnta (%eax)
; X86-SSE-NEXT:    retl
;
; X86-PRFCHWSSE-LABEL: t:
; X86-PRFCHWSSE:       # %bb.0: # %entry
; X86-PRFCHWSSE-NEXT:    movl {{[0-9]+}}(%esp), %eax
; X86-PRFCHWSSE-NEXT:    prefetcht2 (%eax)
; X86-PRFCHWSSE-NEXT:    prefetcht1 (%eax)
; X86-PRFCHWSSE-NEXT:    prefetcht0 (%eax)
; X86-PRFCHWSSE-NEXT:    prefetchnta (%eax)
; X86-PRFCHWSSE-NEXT:    prefetchw (%eax)
; X86-PRFCHWSSE-NEXT:    prefetchw (%eax)
; X86-PRFCHWSSE-NEXT:    prefetchw (%eax)
; X86-PRFCHWSSE-NEXT:    prefetchw (%eax)
; X86-PRFCHWSSE-NEXT:    retl

entry:
  tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 1, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 2, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 3, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 0, i32 0, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 1, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 2, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 3, i32 1 )
  tail call void @llvm.prefetch( ptr %ptr, i32 1, i32 0, i32 1 )
  ret void
}

declare void @llvm.prefetch(ptr, i32, i32, i32) nounwind