1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2,+fp8 2>&1 < %s| FileCheck %s
// --------------------------------------------------------------------------//
// Incorrect operand
f1cvt { z0.h, z1.h }, z0
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: unknown token in expression
// CHECK-NEXT: f1cvt { z0.h, z1.h }, z0
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
bf1cvt { z0, z1 }, z0.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: bf1cvt { z0, z1 }, z0.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
bf1cvtl { z0.b, z1.b }, z0.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: bf1cvtl { z0.b, z1.b }, z0.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
bf2cvt { z0.h, z1.h }, z0.h
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
// CHECK-NEXT: bf2cvt { z0.h, z1.h }, z0.h
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
bf2cvtl { z30.h}, z31.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: bf2cvtl { z30.h}, z31.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
f2cvt { z0, z1.h }, {z0.b}
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: mismatched register size suffix
// CHECK-NEXT: f2cvt { z0, z1.h }, {z0.b}
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
f2cvtl z0.h, z1.h, z0.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: f2cvtl z0.h, z1.h, z0.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
fcvt z31.b, { z30.h }
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: fcvt z31.b, { z30.h }
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
bfcvt z0.b, { z0.b, z1.b }
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: bfcvt z0.b, { z0.b, z1.b }
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
// --------------------------------------------------------------------------//
// Incorrect range of vectors
bf1cvt { z1.h, z2.h }, z0.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors, where the first vector is a multiple of 2 and with matching element types
// CHECK-NEXT: bf1cvt { z1.h, z2.h }, z0.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
f1cvt { z1.h, z0.h }, z31.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
// CHECK-NEXT: f1cvt { z1.h, z0.h }, z31.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
f1cvtl { z31.h, z0.h }, z0.b
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors, where the first vector is a multiple of 2 and with matching element types
// CHECK-NEXT: f1cvtl { z31.h, z0.h }, z0.b
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
fcvt z31.b, { z29.s - z0.s }
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element types
// CHECK-NEXT: fcvt z31.b, { z29.s - z0.s }
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
fcvtn z31.b, { z30.s - z1.s }
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element types
// CHECK-NEXT: fcvtn z31.b, { z30.s - z1.s }
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
fcvtn z0.b, { z31.s - z2.s }
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element types
// CHECK-NEXT: fcvtn z0.b, { z31.s - z2.s }
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
fcvtn z0.b, { z1.s - z4.s }
// CHECK: [[@LINE-1]]:{{[0-9]+}}:
// CHECK-NEXT: fcvtn z0.b, { z1.s - z4.s }
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
