File: ldp-postind.predictable.txt

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,998,520 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (18 lines) | stat: -rw-r--r-- 599 bytes parent folder | download | duplicates (35) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
# RUN: llvm-mc -triple=aarch64 -mattr=+fp-armv8 -disassemble < %s 2>&1 | FileCheck %s
# RUN: llvm-mc -triple=arm64 -mattr=+fp-armv8 -disassemble < %s 2>&1 | FileCheck %s

# None of these instructions should be classified as unpredictable:

# CHECK-NOT: potentially undefined instruction encoding

# Stores from duplicated registers should be fine.
0xe3 0x0f 0x80 0xa8
# CHECK: stp x3, x3, [sp], #0

# d5 != x5 so "ldp d5, d6, [x5], #24" is fine.
0xa5 0x98 0xc1 0x6c
# CHECK: ldp d5, d6, [x5], #24

# xzr != sp so "stp xzr, xzr, [sp], #8" is fine.
0xff 0xff 0x80 0xa8
# CHECK: stp xzr, xzr, [sp], #8