File: VarLenEncoderHwModes.td

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,998,520 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (110 lines) | stat: -rw-r--r-- 2,512 bytes parent folder | download | duplicates (8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
// RUN: llvm-tblgen -gen-emitter -I %p/../../include %s | FileCheck %s

// Verify VarLenCodeEmitterGen using EncodingInfos with different HwModes.

include "llvm/Target/Target.td"

def ArchInstrInfo : InstrInfo { }

def Arch : Target {
  let InstructionSet = ArchInstrInfo;
}

def Reg : Register<"reg">;

def RegClass : RegisterClass<"foo", [i64], 0, (add Reg)>;

def GR64 : RegisterOperand<RegClass>;

def HasA : Predicate<"Subtarget->hasA()">;
def HasB : Predicate<"Subtarget->hasB()">;

def ModeA : HwMode<"+a", [HasA]>;
def ModeB : HwMode<"+b", [HasB]>;

def fooTypeEncA : InstructionEncoding {
  dag Inst = (descend
    (operand "$src", 4),
    (operand "$dst", 4),
    0b00000001
  );
}

def fooTypeEncB : InstructionEncoding {
  dag Inst = (descend
    (operand "$dst", 4),
    (operand "$src", 4),
    0b00000010
  );
}

def fooTypeEncC : InstructionEncoding {
  dag Inst = (descend
    (operand "$dst", 4),
    (operand "$src", 4),
    0b00000100
  );
}

class VarLenInst : Instruction {
  let AsmString = "foo $src, $dst";
  let OutOperandList = (outs GR64:$dst);
  let InOperandList  = (ins GR64:$src);
}

// Defined in both HwModes
def foo : VarLenInst {
  let EncodingInfos = EncodingByHwMode<
    [ModeA, ModeB],
    [fooTypeEncA, fooTypeEncB]
  >;
}

// Same encoding in any HwMode
def bar : VarLenInst {
  dag Inst = (descend
    (operand "$dst", 4),
    (operand "$src", 4),
    0b00000011
  );
}

// Only defined in HwMode B.
def baz : VarLenInst {
  let EncodingInfos = EncodingByHwMode<
    [ModeB],
    [fooTypeEncC]
  >;
}

// CHECK:     static const uint64_t InstBits_ModeA[] = {
// CHECK:       UINT64_C(3),        // bar
// CHECK:       UINT64_C(1),        // foo

// CHECK:     static const uint64_t InstBits_ModeB[] = {
// CHECK:       UINT64_C(3),        // bar
// CHECK:       UINT64_C(4),        // baz
// CHECK:       UINT64_C(2),        // foo

// CHECK:     auto getInstBits_ModeA =
// CHECK:       Idx = Index_ModeA

// CHECK:     auto getInstBits_ModeB =
// CHECK:       Idx = Index_ModeB

// CHECK:     case ::bar: {
// CHECK-NOT:   switch (Mode) {
// CHECK:       Inst = getInstBits_ModeA

// CHECK:     case ::foo: {
// CHECK:       switch (Mode) {
// CHECK:       case 1: {
// CHECK:       Inst = getInstBits_ModeA
// CHECK:       case 2: {
// CHECK:       Inst = getInstBits_ModeB

// CHECK:     case ::baz: {
// CHECK:       case 1: {
// CHECK:       llvm_unreachable("Undefined encoding in this mode");
// CHECK:       case 2: {
// CHECK:       Inst = getInstBits_ModeB