File: pseudo-inst-expansion.td

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 1,998,520 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (37 lines) | stat: -rw-r--r-- 923 bytes parent folder | download | duplicates (19) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
 
// RUN: llvm-tblgen -gen-pseudo-lowering -I %p/../../include %s | FileCheck %s

include "llvm/Target/Target.td"

def TestTargetInstrInfo : InstrInfo;

def TestTarget : Target {
  let InstructionSet = TestTargetInstrInfo;
}

def REG : Register<"REG">;
def GPR : RegisterClass<"TestTarget", [i32], 32, (add REG)>;

class SysReg<bits<12> op> {
  bits<12> Encoding = op;
}
def SR : SysReg<0b111100001111>;

class Pseudo<dag outs, dag ins, list<dag> pattern>
    : Instruction {
  dag OutOperandList = outs;
  dag InOperandList = ins;
  let Pattern = pattern;
  let isPseudo = 1;
}

def INSTR : Instruction {
  let OutOperandList = (outs GPR:$rd);
  let InOperandList = (ins i32imm:$val);
  let Pattern = [];
}

def PSEUDO : Pseudo<(outs GPR:$rd), (ins),
                    [(set GPR:$rd, (i32 SR.Encoding))]>,
             PseudoInstExpansion<(INSTR GPR:$rd, SR.Encoding)>;

// CHECK: .addOperand(MCOperand::createImm(3855));