1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=sapphirerapids -instruction-tables < %s | FileCheck %s
vpmadd52huq %zmm16, %zmm17, %zmm19
vpmadd52huq (%rdi), %zmm17, %zmm19
vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19
vpmadd52huq %zmm16, %zmm17, %zmm19 {%k1}
vpmadd52huq (%rdi), %zmm17, %zmm19 {%k1}
vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19 {%k1}
vpmadd52huq %zmm16, %zmm17, %zmm19 {%k1} {z}
vpmadd52huq (%rdi), %zmm17, %zmm19 {%k1} {z}
vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19 {%k1} {z}
vpmadd52luq %zmm16, %zmm17, %zmm19
vpmadd52luq (%rdi), %zmm17, %zmm19
vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19
vpmadd52luq %zmm16, %zmm17, %zmm19 {%k1}
vpmadd52luq (%rdi), %zmm17, %zmm19 {%k1}
vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19 {%k1}
vpmadd52luq %zmm16, %zmm17, %zmm19 {%k1} {z}
vpmadd52luq (%rdi), %zmm17, %zmm19 {%k1} {z}
vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19 {%k1} {z}
# CHECK: Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK: [1] [2] [3] [4] [5] [6] Instructions:
# CHECK-NEXT: 1 4 1.00 vpmadd52huq %zmm16, %zmm17, %zmm19
# CHECK-NEXT: 2 12 1.00 * vpmadd52huq (%rdi), %zmm17, %zmm19
# CHECK-NEXT: 2 12 1.00 * vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19
# CHECK-NEXT: 1 4 1.00 vpmadd52huq %zmm16, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 2 12 1.00 * vpmadd52huq (%rdi), %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 2 12 1.00 * vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1 4 1.00 vpmadd52huq %zmm16, %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 2 12 1.00 * vpmadd52huq (%rdi), %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 2 12 1.00 * vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 1 4 1.00 vpmadd52luq %zmm16, %zmm17, %zmm19
# CHECK-NEXT: 2 12 1.00 * vpmadd52luq (%rdi), %zmm17, %zmm19
# CHECK-NEXT: 2 12 1.00 * vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19
# CHECK-NEXT: 1 4 1.00 vpmadd52luq %zmm16, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 2 12 1.00 * vpmadd52luq (%rdi), %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 2 12 1.00 * vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1 4 1.00 vpmadd52luq %zmm16, %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 2 12 1.00 * vpmadd52luq (%rdi), %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 2 12 1.00 * vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19 {%k1} {z}
# CHECK: Resources:
# CHECK-NEXT: [0] - SPRPort00
# CHECK-NEXT: [1] - SPRPort01
# CHECK-NEXT: [2] - SPRPort02
# CHECK-NEXT: [3] - SPRPort03
# CHECK-NEXT: [4] - SPRPort04
# CHECK-NEXT: [5] - SPRPort05
# CHECK-NEXT: [6] - SPRPort06
# CHECK-NEXT: [7] - SPRPort07
# CHECK-NEXT: [8] - SPRPort08
# CHECK-NEXT: [9] - SPRPort09
# CHECK-NEXT: [10] - SPRPort10
# CHECK-NEXT: [11] - SPRPort11
# CHECK-NEXT: [12] - SPRPortInvalid
# CHECK: Resource pressure per iteration:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12]
# CHECK-NEXT: 18.00 - 4.00 4.00 - - - - - - - 4.00 -
# CHECK: Resource pressure by instruction:
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] Instructions:
# CHECK-NEXT: 1.00 - - - - - - - - - - - - vpmadd52huq %zmm16, %zmm17, %zmm19
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52huq (%rdi), %zmm17, %zmm19
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19
# CHECK-NEXT: 1.00 - - - - - - - - - - - - vpmadd52huq %zmm16, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52huq (%rdi), %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1.00 - - - - - - - - - - - - vpmadd52huq %zmm16, %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52huq (%rdi), %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52huq (%rdi){1to8}, %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 1.00 - - - - - - - - - - - - vpmadd52luq %zmm16, %zmm17, %zmm19
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52luq (%rdi), %zmm17, %zmm19
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19
# CHECK-NEXT: 1.00 - - - - - - - - - - - - vpmadd52luq %zmm16, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52luq (%rdi), %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19 {%k1}
# CHECK-NEXT: 1.00 - - - - - - - - - - - - vpmadd52luq %zmm16, %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52luq (%rdi), %zmm17, %zmm19 {%k1} {z}
# CHECK-NEXT: 1.00 - 0.33 0.33 - - - - - - - 0.33 - vpmadd52luq (%rdi){1to8}, %zmm17, %zmm19 {%k1} {z}
|
