1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
|
; RUN: llc -mtriple=amdgcn -mcpu=gfx90a -verify-machineinstrs < %s | FileCheck --check-prefixes=GCN,GFX90A %s
; RUN: llc -mtriple=amdgcn -mcpu=gfx908 -verify-machineinstrs < %s | FileCheck --check-prefixes=GCN,GFX908 %s
; GCN-LABEL: {{^}}func_empty:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: s_setpc_b64
define void @func_empty() #0 {
ret void
}
; GCN-LABEL: {{^}}func_areg_4:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: use agpr3
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: s_setpc_b64
define void @func_areg_4() #0 {
call void asm sideeffect "; use agpr3", "~{a3}" ()
ret void
}
; GCN-LABEL: {{^}}func_areg_32:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: use agpr31
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: s_setpc_b64
define void @func_areg_32() #0 {
call void asm sideeffect "; use agpr31", "~{a31}" ()
ret void
}
; GCN-LABEL: {{^}}func_areg_33:
; GCN-NOT: a32
; GFX90A: v_accvgpr_read_b32 v0, a32 ; Reload Reuse
; GCN-NOT: a32
; GCN: use agpr32
; GCN-NOT: a32
; GFX90A: v_accvgpr_write_b32 a32, v0 ; Reload Reuse
; GCN-NOT: a32
; GCN: s_setpc_b64
define void @func_areg_33() #0 {
call void asm sideeffect "; use agpr32", "~{a32}" ()
ret void
}
; GCN-LABEL: {{^}}func_areg_64:
; GFX908-NOT: buffer_
; GCN-NOT: v_accvgpr
; GFX90A: v_accvgpr_read_b32 v0, a63 ; Reload Reuse
; GCN: use agpr63
; GFX90A: v_accvgpr_write_b32 a63, v0 ; Reload Reuse
; GCN-NOT: v_accvgpr
; GCN: s_setpc_b64
define void @func_areg_64() #0 {
call void asm sideeffect "; use agpr63", "~{a63}" ()
ret void
}
; GCN-LABEL: {{^}}func_areg_31_63:
; GFX908-NOT: buffer_
; GFX908-NOT: v_accvgpr
; GFX908-NOT: buffer
; GFX90A: v_accvgpr_read_b32 v0, a63 ; Reload Reuse
; GCN: use agpr31, agpr63
; GFX90A: v_accvgpr_write_b32 a63, v0 ; Reload Reuse
; GFX908-NOT: v_accvgpr
; GFX908-NOT: buffer
; GCN: s_setpc_b64
define void @func_areg_31_63() #0 {
call void asm sideeffect "; use agpr31, agpr63", "~{a31},~{a63}" ()
ret void
}
declare void @func_unknown() #0
; GCN-LABEL: {{^}}test_call_empty:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: def a[0:31]
; GFX908-COUNT-8: v_accvgpr_read_b32
; GFX90A-NOT: v_accvgpr
; GCN-NOT: buffer_
; GCN: s_swappc_b64
; GCN-NOT: buffer_
; GFX90A-NOT: v_accvgpr
; GFX908-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], v[{{[0-9:]+}}]
; GFX90A-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], a[{{[0-9:]+}}]
; GCN: s_endpgm
define amdgpu_kernel void @test_call_empty() #0 {
bb:
%reg = call <32 x float> asm sideeffect "; def $0", "=a"()
call void @func_empty()
store volatile <32 x float> %reg, ptr addrspace(1) undef
ret void
}
; GCN-LABEL: {{^}}test_call_areg4:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GFX908: def a[0:31]
; GFX90A: def a[4:35]
; GFX908-COUNT-8: v_accvgpr_read_b32
; GFX90A-NOT: v_accvgpr
; GCN-NOT: buffer_
; GCN: s_swappc_b64
; GCN-NOT: buffer_
; GFX90A-NOT: v_accvgpr
; GFX908-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], v[{{[0-9:]+}}]
; GFX90A-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], a[{{[0-9:]+}}]
; GCN: s_endpgm
define amdgpu_kernel void @test_call_areg4() #0 {
bb:
%reg = call <32 x float> asm sideeffect "; def $0", "=a"()
call void @func_areg_4()
store volatile <32 x float> %reg, ptr addrspace(1) undef
ret void
}
; GCN-LABEL: {{^}}test_call_areg32:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GFX908: def a[0:31]
; GFX90A: def a[32:63]
; GFX908-COUNT-8: v_accvgpr_read_b32
; GFX90A-NOT: v_accvgpr
; GCN-NOT: buffer_
; GCN: s_swappc_b64
; GCN-NOT: buffer_
; GFX90A-NOT: v_accvgpr
; GFX908-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], v[{{[0-9:]+}}]
; GFX90A-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], a[{{[0-9:]+}}]
; GCN: s_endpgm
define amdgpu_kernel void @test_call_areg32() #0 {
bb:
%reg = call <32 x float> asm sideeffect "; def $0", "=a"()
call void @func_areg_32()
store volatile <32 x float> %reg, ptr addrspace(1) undef
ret void
}
; GCN-LABEL: {{^}}test_call_areg64:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GCN: def a[0:31]
; GFX908-COUNT-8: v_accvgpr_read_b32
; GFX90A-NOT: v_accvgpr
; GCN-NOT: buffer_
; GCN: s_swappc_b64
; GCN-NOT: buffer_
; GFX90A-NOT: v_accvgpr
; GFX908-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], v[{{[0-9:]+}}]
; GFX90A-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], a[{{[0-9:]+}}]
; GCN: s_endpgm
define amdgpu_kernel void @test_call_areg64() #0 {
bb:
%reg = call <32 x float> asm sideeffect "; def $0", "=a"()
call void @func_areg_64()
store volatile <32 x float> %reg, ptr addrspace(1) undef
ret void
}
; GCN-LABEL: {{^}}test_call_areg31_63:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GFX908: def a[0:31]
; GFX90A: def a[32:63]
; GFX908-COUNT-8: v_accvgpr_read_b32
; GFX90A-NOT: v_accvgpr
; GCN-NOT: buffer_
; GCN: s_swappc_b64
; GCN-NOT: buffer_
; GFX90A-NOT: v_accvgpr
; GFX908-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], v[{{[0-9:]+}}]
; GFX90A-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], a[{{[0-9:]+}}]
; GCN: s_endpgm
define amdgpu_kernel void @test_call_areg31_63() #0 {
bb:
%reg = call <32 x float> asm sideeffect "; def $0", "=a"()
call void @func_areg_31_63()
store volatile <32 x float> %reg, ptr addrspace(1) undef
ret void
}
; GCN-LABEL: {{^}}test_call_unknown:
; GCN-NOT: buffer_
; GCN-NOT: v_accvgpr
; GFX908: def a[0:31]
; GFX90A: def a[32:63]
; GFX908-COUNT-8: v_accvgpr_read_b32
; GFX90A-NOT: v_accvgpr
; GCN-NOT: buffer_
; GCN: s_swappc_b64
; GCN-NOT: buffer_
; GFX90A-NOT: v_accvgpr
; GFX908-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], v[{{[0-9:]+}}]
; GFX90A-COUNT-8: global_store_dwordx4 v[{{[0-9:]+}}], a[{{[0-9:]+}}]
; GCN: s_endpgm
define amdgpu_kernel void @test_call_unknown() #0 {
bb:
%reg = call <32 x float> asm sideeffect "; def $0", "=a"()
call void @func_unknown()
store volatile <32 x float> %reg, ptr addrspace(1) undef
ret void
}
attributes #0 = { nounwind noinline "amdgpu-flat-work-group-size"="1,512" }
|
