1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
|
; RUN: llc -global-isel=0 -mtriple=amdgcn-amd-amdhsa < %s | FileCheck -check-prefixes=GCN,SDAG %s
; RUN: llc -global-isel=1 -mtriple=amdgcn-amd-amdhsa < %s | FileCheck -check-prefixes=GCN,GISEL %s
; GCN-LABEL: {{^}}test_call_undef:
; GCN: s_endpgm
define amdgpu_kernel void @test_call_undef() #0 {
%val = call i32 undef(i32 1)
%op = add i32 %val, 1
store volatile i32 %op, ptr addrspace(1) undef
ret void
}
; GCN-LABEL: {{^}}test_tail_call_undef:
; SDAG: s_waitcnt
; SDAG-NEXT: .Lfunc_end
; GISEL: s_setpc_b64 s{{\[[0-9]+:[0-9]+\]}}
define i32 @test_tail_call_undef() #0 {
%call = tail call i32 undef(i32 1)
ret i32 %call
}
; GCN-LABEL: {{^}}test_call_null:
; GISEL: s_swappc_b64 s{{\[[0-9]+:[0-9]+\]}}, 0{{$}}
; GCN: s_endpgm
define amdgpu_kernel void @test_call_null() #0 {
%val = call i32 null(i32 1)
%op = add i32 %val, 1
store volatile i32 %op, ptr addrspace(1) null
ret void
}
; GCN-LABEL: {{^}}test_tail_call_null:
; SDAG: s_waitcnt
; SDAG-NEXT: .Lfunc_end
; GISEL: s_setpc_b64 s{{\[[0-9]+:[0-9]+\]$}}
define i32 @test_tail_call_null() #0 {
%call = tail call i32 null(i32 1)
ret i32 %call
}
|
