1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
;RUN: llc < %s -mtriple=amdgcn -mcpu=verde -mattr=-promote-alloca -verify-machineinstrs | FileCheck %s -check-prefix=CHECK
;RUN: llc < %s -mtriple=amdgcn -mcpu=tonga -mattr=-flat-for-global -mattr=-promote-alloca -verify-machineinstrs | FileCheck %s -check-prefix=CHECK
; Allocate two stack slots of 2052 bytes each requiring a total of 4104 bytes.
; Extracting the last element of each does not fit into the offset field of
; MUBUF instructions, so a new base register is needed. This used to not
; happen, leading to an assertion.
; CHECK-LABEL: {{^}}main:
; CHECK: buffer_store_dword
; CHECK: buffer_store_dword
; CHECK: buffer_load_dword
; CHECK: buffer_load_dword
define amdgpu_gs float @main(float %v1, float %v2, i32 %idx1, i32 %idx2) {
main_body:
%m1 = alloca [513 x float], addrspace(5)
%m2 = alloca [513 x float], addrspace(5)
%gep1.store = getelementptr [513 x float], ptr addrspace(5) %m1, i32 0, i32 %idx1
store float %v1, ptr addrspace(5) %gep1.store
%gep2.store = getelementptr [513 x float], ptr addrspace(5) %m2, i32 0, i32 %idx2
store float %v2, ptr addrspace(5) %gep2.store
; This used to use a base reg equal to 0.
%out1 = load float, ptr addrspace(5) %m1
; This used to attempt to re-use the base reg at 0, generating an out-of-bounds instruction offset.
%gep2.load = getelementptr [513 x float], ptr addrspace(5) %m2, i32 0, i32 512
%out2 = load float, ptr addrspace(5) %gep2.load
%r = fadd float %out1, %out2
ret float %r
}
|
