File: and-sext-combine.ll

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3~deb12u1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm-proposed-updates
  • size: 1,998,492 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (29 lines) | stat: -rw-r--r-- 1,134 bytes parent folder | download | duplicates (10) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
 
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; RUN: llc -mtriple=arm-eabi -mcpu=arm1156t2-s -mattr=+thumb2 %s -o - -O3 \
; RUN:  -asm-verbose=0 | FileCheck %s

; This tests exerts the folding of `VT = (and (sign_extend NarrowVT to
; VT) #bitmask)` into `VT = (zero_extend NarrowVT to VT)` when
; #bitmask value is the mask made by all ones that selects the value
; of type NarrowVT inside the value of type VT. The folding is
; implemented in `DAGCombiner::visitAND`.

; With this the folding, the `and` of the "signed extended load" of
; `%b` in `f_i16_i32` is rendered as a zero extended load.

define i32 @f_i16_i32(ptr %a, ptr %b) {
; CHECK-LABEL: f_i16_i32:
; CHECK:         ldrh r1, [r1]
; CHECK-NEXT:    ldrsh r0, [r0]
; CHECK-NEXT:    smulbb r0, r0, r1
; CHECK-NEXT:    mul r0, r0, r1
; CHECK-NEXT:    bx lr
  %1 = load i16, ptr %a, align 2
  %sext.1 = sext i16 %1 to i32
  %2 = load i16, ptr %b, align 2
  %sext.2 = sext i16 %2 to i32
  %masked = and i32 %sext.2, 65535
  %mul = mul nsw i32 %sext.2, %sext.1
  %count.next = mul i32 %mul, %masked
  ret i32 %count.next
}