File: virtual-registers.mir

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3~deb12u1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm
  • size: 1,998,492 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (99 lines) | stat: -rw-r--r-- 2,261 bytes parent folder | download | duplicates (11)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
# RUN: llc -march=x86-64 -run-pass none -o - %s | FileCheck %s
# This test ensures that the MIR parser parses virtual register definitions and
# references correctly.

--- |

  define i32 @bar(i32 %a) {
  entry:
    %0 = icmp sle i32 %a, 10
    br i1 %0, label %less, label %exit

  less:
    ret i32 0

  exit:
    ret i32 %a
  }

  define i32 @foo(i32 %a) {
  entry:
    %0 = icmp sle i32 %a, 10
    br i1 %0, label %less, label %exit

  less:
    ret i32 0

  exit:
    ret i32 %a
  }

...
---
name:            bar
tracksRegLiveness: true
# CHECK:      registers:
# CHECK-NEXT:   - { id: 0, class: gr32, preferred-register: '' }
# CHECK-NEXT:   - { id: 1, class: gr32, preferred-register: '' }
# CHECK-NEXT:   - { id: 2, class: gr32, preferred-register: '' }
registers:
  - { id: 0, class: gr32 }
  - { id: 1, class: gr32 }
  - { id: 2, class: gr32 }
body: |
  bb.0.entry:
    successors: %bb.2.exit, %bb.1.less
    liveins: $edi
    ; CHECK:      %0:gr32 = COPY $edi
    ; CHECK-NEXT: %1:gr32 = SUB32ri8 %0, 10
    %0 = COPY $edi
    %1 = SUB32ri8 %0, 10, implicit-def $eflags
    JCC_1 %bb.2.exit, 15, implicit $eflags
    JMP_1 %bb.1.less

  bb.1.less:
    ; CHECK:      %2:gr32 = MOV32r0
    ; CHECK-NEXT: $eax = COPY %2
    %2 = MOV32r0 implicit-def $eflags
    $eax = COPY %2
    RET64 $eax

  bb.2.exit:
    $eax = COPY %0
    RET64 $eax
...
---
name:            foo
tracksRegLiveness: true
# CHECK: name: foo
# CHECK:      registers:
# CHECK-NEXT:   - { id: 0, class: gr32, preferred-register: '' }
# CHECK-NEXT:   - { id: 1, class: gr32, preferred-register: '' }
# CHECK-NEXT:   - { id: 2, class: gr32, preferred-register: '' }
registers:
  - { id: 2, class: gr32 }
  - { id: 0, class: gr32 }
  - { id: 10, class: gr32 }
body: |
  bb.0.entry:
    successors: %bb.2.exit, %bb.1.less
    liveins: $edi
    ; CHECK:      %0:gr32 = COPY $edi
    ; CHECK-NEXT: %1:gr32 = SUB32ri8 %0, 10
    %2 = COPY $edi
    %0 = SUB32ri8 %2, 10, implicit-def $eflags
    JCC_1 %bb.2.exit, 15, implicit $eflags
    JMP_1 %bb.1.less

  bb.1.less:
    ; CHECK:      %2:gr32 = MOV32r0
    ; CHECK-NEXT: $eax = COPY %2
    %10 = MOV32r0 implicit-def $eflags
    $eax = COPY %10
    RET64 $eax

  bb.2.exit:
    ; CHECK: $eax = COPY %0
    $eax = COPY %2
    RET64 $eax
...