1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
;; Test the strict-align feature which is similar to AArch64/arm64-strict-align.ll.
; RUN: llc --mtriple=mipsisa32r6 < %s | FileCheck %s --check-prefix=MIPS32R6-UNALIGNED
; RUN: llc --mtriple=mipsisa32r6 --mattr=-strict-align < %s | FileCheck %s --check-prefix=MIPS32R6-UNALIGNED
; RUN: llc --mtriple=mipsisa32r6 --mattr=+strict-align < %s | FileCheck %s --check-prefix=MIPS32R6-ALIGNED
; RUN: llc --mtriple=mipsisa64r6 < %s | FileCheck %s --check-prefix=MIPS64R6-UNALIGNED
; RUN: llc --mtriple=mipsisa64r6 --mattr=-strict-align < %s | FileCheck %s --check-prefix=MIPS64R6-UNALIGNED
; RUN: llc --mtriple=mipsisa64r6 --mattr=+strict-align < %s | FileCheck %s --check-prefix=MIPS64R6-ALIGNED
define i32 @f0(ptr %p) nounwind {
; MIPS32R6-UNALIGNED-LABEL: f0:
; MIPS32R6-UNALIGNED: # %bb.0:
; MIPS32R6-UNALIGNED-NEXT: lw $2, 0($4)
; MIPS32R6-UNALIGNED-NEXT: jrc $ra
;
; MIPS32R6-ALIGNED-LABEL: f0:
; MIPS32R6-ALIGNED: # %bb.0:
; MIPS32R6-ALIGNED-NEXT: lhu $1, 2($4)
; MIPS32R6-ALIGNED-NEXT: lhu $2, 0($4)
; MIPS32R6-ALIGNED-NEXT: sll $2, $2, 16
; MIPS32R6-ALIGNED-NEXT: jr $ra
; MIPS32R6-ALIGNED-NEXT: or $2, $2, $1
;
; MIPS64R6-UNALIGNED-LABEL: f0:
; MIPS64R6-UNALIGNED: # %bb.0:
; MIPS64R6-UNALIGNED-NEXT: lw $2, 0($4)
; MIPS64R6-UNALIGNED-NEXT: jrc $ra
;
; MIPS64R6-ALIGNED-LABEL: f0:
; MIPS64R6-ALIGNED: # %bb.0:
; MIPS64R6-ALIGNED-NEXT: lhu $1, 2($4)
; MIPS64R6-ALIGNED-NEXT: lhu $2, 0($4)
; MIPS64R6-ALIGNED-NEXT: sll $2, $2, 16
; MIPS64R6-ALIGNED-NEXT: jr $ra
; MIPS64R6-ALIGNED-NEXT: or $2, $2, $1
%tmp = load i32, ptr %p, align 2
ret i32 %tmp
}
define i64 @f1(ptr %p) nounwind {
; MIPS32R6-UNALIGNED-LABEL: f1:
; MIPS32R6-UNALIGNED: # %bb.0:
; MIPS32R6-UNALIGNED-NEXT: lw $2, 0($4)
; MIPS32R6-UNALIGNED-NEXT: lw $3, 4($4)
; MIPS32R6-UNALIGNED-NEXT: jrc $ra
;
; MIPS32R6-ALIGNED-LABEL: f1:
; MIPS32R6-ALIGNED: # %bb.0:
; MIPS32R6-ALIGNED-NEXT: lw $2, 0($4)
; MIPS32R6-ALIGNED-NEXT: lw $3, 4($4)
; MIPS32R6-ALIGNED-NEXT: jrc $ra
;
; MIPS64R6-UNALIGNED-LABEL: f1:
; MIPS64R6-UNALIGNED: # %bb.0:
; MIPS64R6-UNALIGNED-NEXT: ld $2, 0($4)
; MIPS64R6-UNALIGNED-NEXT: jrc $ra
;
; MIPS64R6-ALIGNED-LABEL: f1:
; MIPS64R6-ALIGNED: # %bb.0:
; MIPS64R6-ALIGNED-NEXT: lwu $1, 4($4)
; MIPS64R6-ALIGNED-NEXT: lwu $2, 0($4)
; MIPS64R6-ALIGNED-NEXT: dsll $2, $2, 32
; MIPS64R6-ALIGNED-NEXT: jr $ra
; MIPS64R6-ALIGNED-NEXT: or $2, $2, $1
%tmp = load i64, ptr %p, align 4
ret i64 %tmp
}
|
