1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s | FileCheck -check-prefix=RV32I %s
; RUN: llc -mtriple=riscv64 -verify-machineinstrs < %s | FileCheck -check-prefix=RV64I %s
;
; fixed avg(x,y) = add(and(x,y),lshr(xor(x,y),1))
;
; ext avg(x,y) = trunc(lshr(add(zext(x),zext(y)),1))
;
define i8 @test_fixed_i8(i8 %a0, i8 %a1) nounwind {
; RV32I-LABEL: test_fixed_i8:
; RV32I: # %bb.0:
; RV32I-NEXT: andi a1, a1, 255
; RV32I-NEXT: andi a0, a0, 255
; RV32I-NEXT: add a0, a0, a1
; RV32I-NEXT: srli a0, a0, 1
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_fixed_i8:
; RV64I: # %bb.0:
; RV64I-NEXT: andi a1, a1, 255
; RV64I-NEXT: andi a0, a0, 255
; RV64I-NEXT: add a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: ret
%and = and i8 %a0, %a1
%xor = xor i8 %a0, %a1
%shift = lshr i8 %xor, 1
%res = add i8 %and, %shift
ret i8 %res
}
define i8 @test_ext_i8(i8 %a0, i8 %a1) nounwind {
; RV32I-LABEL: test_ext_i8:
; RV32I: # %bb.0:
; RV32I-NEXT: andi a1, a1, 255
; RV32I-NEXT: andi a0, a0, 255
; RV32I-NEXT: add a0, a0, a1
; RV32I-NEXT: srli a0, a0, 1
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_ext_i8:
; RV64I: # %bb.0:
; RV64I-NEXT: andi a1, a1, 255
; RV64I-NEXT: andi a0, a0, 255
; RV64I-NEXT: add a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: ret
%x0 = zext i8 %a0 to i16
%x1 = zext i8 %a1 to i16
%sum = add i16 %x0, %x1
%shift = lshr i16 %sum, 1
%res = trunc i16 %shift to i8
ret i8 %res
}
define i16 @test_fixed_i16(i16 %a0, i16 %a1) nounwind {
; RV32I-LABEL: test_fixed_i16:
; RV32I: # %bb.0:
; RV32I-NEXT: lui a2, 16
; RV32I-NEXT: addi a2, a2, -1
; RV32I-NEXT: and a1, a1, a2
; RV32I-NEXT: and a0, a0, a2
; RV32I-NEXT: add a0, a0, a1
; RV32I-NEXT: srli a0, a0, 1
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_fixed_i16:
; RV64I: # %bb.0:
; RV64I-NEXT: lui a2, 16
; RV64I-NEXT: addiw a2, a2, -1
; RV64I-NEXT: and a1, a1, a2
; RV64I-NEXT: and a0, a0, a2
; RV64I-NEXT: add a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: ret
%and = and i16 %a0, %a1
%xor = xor i16 %a0, %a1
%shift = lshr i16 %xor, 1
%res = add i16 %and, %shift
ret i16 %res
}
define i16 @test_ext_i16(i16 %a0, i16 %a1) nounwind {
; RV32I-LABEL: test_ext_i16:
; RV32I: # %bb.0:
; RV32I-NEXT: lui a2, 16
; RV32I-NEXT: addi a2, a2, -1
; RV32I-NEXT: and a1, a1, a2
; RV32I-NEXT: and a0, a0, a2
; RV32I-NEXT: add a0, a0, a1
; RV32I-NEXT: srli a0, a0, 1
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_ext_i16:
; RV64I: # %bb.0:
; RV64I-NEXT: lui a2, 16
; RV64I-NEXT: addiw a2, a2, -1
; RV64I-NEXT: and a1, a1, a2
; RV64I-NEXT: and a0, a0, a2
; RV64I-NEXT: add a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: ret
%x0 = zext i16 %a0 to i32
%x1 = zext i16 %a1 to i32
%sum = add i32 %x0, %x1
%shift = lshr i32 %sum, 1
%res = trunc i32 %shift to i16
ret i16 %res
}
define i32 @test_fixed_i32(i32 %a0, i32 %a1) nounwind {
; RV32I-LABEL: test_fixed_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: and a2, a0, a1
; RV32I-NEXT: xor a0, a0, a1
; RV32I-NEXT: srli a0, a0, 1
; RV32I-NEXT: add a0, a2, a0
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_fixed_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: slli a1, a1, 32
; RV64I-NEXT: srli a1, a1, 32
; RV64I-NEXT: slli a0, a0, 32
; RV64I-NEXT: srli a0, a0, 32
; RV64I-NEXT: add a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: ret
%and = and i32 %a0, %a1
%xor = xor i32 %a1, %a0
%shift = lshr i32 %xor, 1
%res = add i32 %and, %shift
ret i32 %res
}
define i32 @test_ext_i32(i32 %a0, i32 %a1) nounwind {
; RV32I-LABEL: test_ext_i32:
; RV32I: # %bb.0:
; RV32I-NEXT: and a2, a0, a1
; RV32I-NEXT: xor a0, a0, a1
; RV32I-NEXT: srli a0, a0, 1
; RV32I-NEXT: add a0, a2, a0
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_ext_i32:
; RV64I: # %bb.0:
; RV64I-NEXT: slli a1, a1, 32
; RV64I-NEXT: srli a1, a1, 32
; RV64I-NEXT: slli a0, a0, 32
; RV64I-NEXT: srli a0, a0, 32
; RV64I-NEXT: add a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: ret
%x0 = zext i32 %a0 to i64
%x1 = zext i32 %a1 to i64
%sum = add i64 %x0, %x1
%shift = lshr i64 %sum, 1
%res = trunc i64 %shift to i32
ret i32 %res
}
define i64 @test_fixed_i64(i64 %a0, i64 %a1) nounwind {
; RV32I-LABEL: test_fixed_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: and a4, a1, a3
; RV32I-NEXT: xor a1, a1, a3
; RV32I-NEXT: srli a3, a1, 1
; RV32I-NEXT: add a3, a4, a3
; RV32I-NEXT: slli a1, a1, 31
; RV32I-NEXT: xor a4, a0, a2
; RV32I-NEXT: srli a4, a4, 1
; RV32I-NEXT: or a1, a4, a1
; RV32I-NEXT: and a2, a0, a2
; RV32I-NEXT: add a0, a2, a1
; RV32I-NEXT: sltu a1, a0, a2
; RV32I-NEXT: add a1, a3, a1
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_fixed_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: and a2, a0, a1
; RV64I-NEXT: xor a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: add a0, a2, a0
; RV64I-NEXT: ret
%and = and i64 %a0, %a1
%xor = xor i64 %a1, %a0
%shift = lshr i64 %xor, 1
%res = add i64 %and, %shift
ret i64 %res
}
define i64 @test_ext_i64(i64 %a0, i64 %a1) nounwind {
; RV32I-LABEL: test_ext_i64:
; RV32I: # %bb.0:
; RV32I-NEXT: and a4, a1, a3
; RV32I-NEXT: xor a1, a1, a3
; RV32I-NEXT: srli a3, a1, 1
; RV32I-NEXT: add a3, a4, a3
; RV32I-NEXT: slli a1, a1, 31
; RV32I-NEXT: xor a4, a0, a2
; RV32I-NEXT: srli a4, a4, 1
; RV32I-NEXT: or a1, a4, a1
; RV32I-NEXT: and a2, a0, a2
; RV32I-NEXT: add a0, a2, a1
; RV32I-NEXT: sltu a1, a0, a2
; RV32I-NEXT: add a1, a3, a1
; RV32I-NEXT: ret
;
; RV64I-LABEL: test_ext_i64:
; RV64I: # %bb.0:
; RV64I-NEXT: and a2, a0, a1
; RV64I-NEXT: xor a0, a0, a1
; RV64I-NEXT: srli a0, a0, 1
; RV64I-NEXT: add a0, a2, a0
; RV64I-NEXT: ret
%x0 = zext i64 %a0 to i128
%x1 = zext i64 %a1 to i128
%sum = add i128 %x0, %x1
%shift = lshr i128 %sum, 1
%res = trunc i128 %shift to i64
ret i64 %res
}
|
