1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv64 -mattr=+zimop -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefix=RV64ZIMOP
declare i64 @llvm.riscv.mopr.i64(i64 %a, i64 %b)
define i64 @mopr0_64(i64 %a) nounwind {
; RV64ZIMOP-LABEL: mopr0_64:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.r.0 a0, a0
; RV64ZIMOP-NEXT: ret
%tmp = call i64 @llvm.riscv.mopr.i64(i64 %a, i64 0)
ret i64 %tmp
}
define i64 @mopr31_64(i64 %a) nounwind {
; RV64ZIMOP-LABEL: mopr31_64:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.r.31 a0, a0
; RV64ZIMOP-NEXT: ret
%tmp = call i64 @llvm.riscv.mopr.i64(i64 %a, i64 31)
ret i64 %tmp
}
declare i64 @llvm.riscv.moprr.i64(i64 %a, i64 %b, i64 %c)
define i64 @moprr0_64(i64 %a, i64 %b) nounwind {
; RV64ZIMOP-LABEL: moprr0_64:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.rr.0 a0, a0, a1
; RV64ZIMOP-NEXT: ret
%tmp = call i64 @llvm.riscv.moprr.i64(i64 %a, i64 %b, i64 0)
ret i64 %tmp
}
define i64 @moprr7_64(i64 %a, i64 %b) nounwind {
; RV64ZIMOP-LABEL: moprr7_64:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.rr.7 a0, a0, a1
; RV64ZIMOP-NEXT: ret
%tmp = call i64 @llvm.riscv.moprr.i64(i64 %a, i64 %b, i64 7)
ret i64 %tmp
}
declare i32 @llvm.riscv.mopr.i32(i32 %a, i32 %b)
define signext i32 @mopr0_32(i32 signext %a) nounwind {
; RV64ZIMOP-LABEL: mopr0_32:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.r.0 a0, a0
; RV64ZIMOP-NEXT: sext.w a0, a0
; RV64ZIMOP-NEXT: ret
%tmp = call i32 @llvm.riscv.mopr.i32(i32 %a, i32 0)
ret i32 %tmp
}
define signext i32 @mopr31_32(i32 signext %a) nounwind {
; RV64ZIMOP-LABEL: mopr31_32:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.r.31 a0, a0
; RV64ZIMOP-NEXT: sext.w a0, a0
; RV64ZIMOP-NEXT: ret
%tmp = call i32 @llvm.riscv.mopr.i32(i32 %a, i32 31)
ret i32 %tmp
}
declare i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 %c)
define signext i32 @moprr0_32(i32 signext %a, i32 signext %b) nounwind {
; RV64ZIMOP-LABEL: moprr0_32:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.rr.0 a0, a0, a1
; RV64ZIMOP-NEXT: sext.w a0, a0
; RV64ZIMOP-NEXT: ret
%tmp = call i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 0)
ret i32 %tmp
}
define signext i32 @moprr7_32(i32 signext %a, i32 signext %b) nounwind {
; RV64ZIMOP-LABEL: moprr7_32:
; RV64ZIMOP: # %bb.0:
; RV64ZIMOP-NEXT: mop.rr.7 a0, a0, a1
; RV64ZIMOP-NEXT: sext.w a0, a0
; RV64ZIMOP-NEXT: ret
%tmp = call i32 @llvm.riscv.moprr.i32(i32 %a, i32 %b, i32 7)
ret i32 %tmp
}
|
