1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -O0 -mtriple=riscv32 -mattr=+m -mattr=+xcvalu -verify-machineinstrs < %s \
; RUN: | FileCheck %s
declare i32 @llvm.abs.i32(i32, i1)
declare i32 @llvm.smin.i32(i32, i32)
declare i32 @llvm.smax.i32(i32, i32)
declare i32 @llvm.umin.i32(i32, i32)
declare i32 @llvm.umax.i32(i32, i32)
define i32 @abs(i32 %a) {
; CHECK-LABEL: abs:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.abs a0, a0
; CHECK-NEXT: ret
%1 = call i32 @llvm.abs.i32(i32 %a, i1 false)
ret i32 %1
}
define i1 @slet(i32 %a, i32 %b) {
; CHECK-LABEL: slet:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.slet a0, a0, a1
; CHECK-NEXT: ret
%1 = icmp sle i32 %a, %b
ret i1 %1
}
define i1 @sletu(i32 %a, i32 %b) {
; CHECK-LABEL: sletu:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.sletu a0, a0, a1
; CHECK-NEXT: ret
%1 = icmp ule i32 %a, %b
ret i1 %1
}
define i32 @smin(i32 %a, i32 %b) {
; CHECK-LABEL: smin:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.min a0, a0, a1
; CHECK-NEXT: ret
%1 = call i32 @llvm.smin.i32(i32 %a, i32 %b)
ret i32 %1
}
define i32 @umin(i32 %a, i32 %b) {
; CHECK-LABEL: umin:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.minu a0, a0, a1
; CHECK-NEXT: ret
%1 = call i32 @llvm.umin.i32(i32 %a, i32 %b)
ret i32 %1
}
define i32 @smax(i32 %a, i32 %b) {
; CHECK-LABEL: smax:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.max a0, a0, a1
; CHECK-NEXT: ret
%1 = call i32 @llvm.smax.i32(i32 %a, i32 %b)
ret i32 %1
}
define i32 @umax(i32 %a, i32 %b) {
; CHECK-LABEL: umax:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.maxu a0, a0, a1
; CHECK-NEXT: ret
%1 = call i32 @llvm.umax.i32(i32 %a, i32 %b)
ret i32 %1
}
define i32 @exths(i16 %a) {
; CHECK-LABEL: exths:
; CHECK: # %bb.0:
; CHECK-NEXT: # kill: def $x11 killed $x10
; CHECK-NEXT: cv.exths a0, a0
; CHECK-NEXT: ret
%1 = sext i16 %a to i32
ret i32 %1
}
define i32 @exthz(i16 %a) {
; CHECK-LABEL: exthz:
; CHECK: # %bb.0:
; CHECK-NEXT: # kill: def $x11 killed $x10
; CHECK-NEXT: cv.exthz a0, a0
; CHECK-NEXT: ret
%1 = zext i16 %a to i32
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.clip(i32, i32)
define i32 @test.cv.alu.clip.case.a(i32 %a) {
; CHECK-LABEL: test.cv.alu.clip.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.clip a0, a0, 5
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.clip(i32 %a, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.clip.case.b(i32 %a) {
; CHECK-LABEL: test.cv.alu.clip.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a1, 10
; CHECK-NEXT: cv.clipr a0, a0, a1
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.clip(i32 %a, i32 10)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.clipu(i32, i32)
define i32 @test.cv.alu.clipu.case.a(i32 %a) {
; CHECK-LABEL: test.cv.alu.clipu.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.clipu a0, a0, 9
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.clipu(i32 %a, i32 255)
ret i32 %1
}
define i32 @test.cv.alu.clipu.case.b(i32 %a) {
; CHECK-LABEL: test.cv.alu.clipu.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a1, 200
; CHECK-NEXT: cv.clipur a0, a0, a1
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.clipu(i32 %a, i32 200)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.addn(i32, i32, i32)
define i32 @test.cv.alu.addn.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addn.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.addn a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addn(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.addn.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addn.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.addnr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addn(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.addun(i32, i32, i32)
define i32 @test.cv.alu.addun.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addun.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.addun a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addun(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.addun.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addun.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.addunr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addun(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.addrn(i32, i32, i32)
define i32 @test.cv.alu.addrn.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addrn.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.addrn a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addrn(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.addrn.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addrn.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.addrnr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addrn(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.addurn(i32, i32, i32)
define i32 @test.cv.alu.addurn.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addurn.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.addurn a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addurn(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.addurn.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.addurn.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.addurnr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.addurn(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.subn(i32, i32, i32)
define i32 @test.cv.alu.subn.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.subn.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.subn a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.subn(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.subn.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.subn.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.subnr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.subn(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.subun(i32, i32, i32)
define i32 @test.cv.alu.subun.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.subun.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.subun a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.subun(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.subun.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.subun.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.subunr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.subun(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.subrn(i32, i32, i32)
define i32 @test.cv.alu.subrn.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.subrn.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.subrn a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.subrn(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.subrn.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.subrn.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.subrnr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.subrn(i32 %a, i32 %b, i32 32)
ret i32 %1
}
declare i32 @llvm.riscv.cv.alu.suburn(i32, i32, i32)
define i32 @test.cv.alu.suburn.case.a(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.suburn.case.a:
; CHECK: # %bb.0:
; CHECK-NEXT: cv.suburn a0, a0, a1, 15
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.suburn(i32 %a, i32 %b, i32 15)
ret i32 %1
}
define i32 @test.cv.alu.suburn.case.b(i32 %a, i32 %b) {
; CHECK-LABEL: test.cv.alu.suburn.case.b:
; CHECK: # %bb.0:
; CHECK-NEXT: li a2, 32
; CHECK-NEXT: cv.suburnr a0, a1, a2
; CHECK-NEXT: ret
%1 = call i32 @llvm.riscv.cv.alu.suburn(i32 %a, i32 %b, i32 32)
ret i32 %1
}
|
