1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -passes=indvars < %s | FileCheck %s
; We must NOT replace check against IV with check against invariant 0. It should fail.
define i32 @test_01() {
; CHECK-LABEL: @test_01(
; CHECK-NEXT: entry:
; CHECK-NEXT: br label [[OUTER_LOOP:%.*]]
; CHECK: outer.loop:
; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, [[ENTRY:%.*]] ], [ [[IV_NEXT:%.*]], [[OUTER_LATCH:%.*]] ]
; CHECK-NEXT: [[CHECK_1:%.*]] = icmp ult i32 [[IV]], 2
; CHECK-NEXT: br label [[INNER_LOOP:%.*]]
; CHECK: inner.loop:
; CHECK-NEXT: [[STOREMERGE611_I:%.*]] = phi i64 [ 0, [[OUTER_LOOP]] ], [ [[ADD_I:%.*]], [[INNER_LATCH:%.*]] ]
; CHECK-NEXT: br i1 [[CHECK_1]], label [[INNER_LATCH]], label [[EXIT:%.*]]
; CHECK: inner.latch:
; CHECK-NEXT: [[ADD_I]] = add nuw nsw i64 [[STOREMERGE611_I]], 1
; CHECK-NEXT: [[CMP5_I:%.*]] = icmp ult i64 [[STOREMERGE611_I]], 11
; CHECK-NEXT: br i1 [[CMP5_I]], label [[INNER_LOOP]], label [[OUTER_LATCH]]
; CHECK: outer.latch:
; CHECK-NEXT: [[IV_NEXT]] = add nsw i32 [[IV]], -1
; CHECK-NEXT: br label [[OUTER_LOOP]]
; CHECK: exit:
; CHECK-NEXT: [[IV_LCSSA:%.*]] = phi i32 [ [[IV]], [[INNER_LOOP]] ]
; CHECK-NEXT: ret i32 [[IV_LCSSA]]
;
entry:
br label %outer.loop
outer.loop: ; preds = %outer.latch, %entry
%iv = phi i32 [ 0, %entry ], [ %iv.next, %outer.latch ]
%check_1 = icmp ult i32 %iv, 2
br label %inner.loop
inner.loop: ; preds = %inner.latch, %outer.loop
%storemerge611.i = phi i64 [ 0, %outer.loop ], [ %add.i, %inner.latch ]
br i1 %check_1, label %inner.latch, label %exit
inner.latch: ; preds = %inner.loop
%add.i = add i64 %storemerge611.i, 1
%cmp5.i = icmp ult i64 %storemerge611.i, 11
br i1 %cmp5.i, label %inner.loop, label %outer.latch
outer.latch: ; preds = %inner.latch
%iv.next = add i32 %iv, -1
br label %outer.loop
exit: ; preds = %inner.loop
ret i32 %iv
}
define i32 @test_02() {
; CHECK-LABEL: @test_02(
; CHECK-NEXT: entry:
; CHECK-NEXT: br label [[OUTER_LOOP:%.*]]
; CHECK: outer.loop:
; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 0, [[ENTRY:%.*]] ], [ [[IV_NEXT:%.*]], [[OUTER_LATCH:%.*]] ]
; CHECK-NEXT: [[CHECK_1:%.*]] = icmp ult i32 [[IV]], 2147483640
; CHECK-NEXT: br label [[INNER_LOOP:%.*]]
; CHECK: inner.loop:
; CHECK-NEXT: [[STOREMERGE611_I:%.*]] = phi i64 [ 0, [[OUTER_LOOP]] ], [ [[ADD_I:%.*]], [[INNER_LATCH:%.*]] ]
; CHECK-NEXT: br i1 [[CHECK_1]], label [[INNER_LATCH]], label [[EXIT:%.*]]
; CHECK: inner.latch:
; CHECK-NEXT: [[ADD_I]] = add nuw nsw i64 [[STOREMERGE611_I]], 1
; CHECK-NEXT: [[CMP5_I:%.*]] = icmp ult i64 [[STOREMERGE611_I]], 11
; CHECK-NEXT: br i1 [[CMP5_I]], label [[INNER_LOOP]], label [[OUTER_LATCH]]
; CHECK: outer.latch:
; CHECK-NEXT: [[IV_NEXT]] = add nuw i32 [[IV]], 10
; CHECK-NEXT: br label [[OUTER_LOOP]]
; CHECK: exit:
; CHECK-NEXT: [[IV_LCSSA:%.*]] = phi i32 [ [[IV]], [[INNER_LOOP]] ]
; CHECK-NEXT: ret i32 [[IV_LCSSA]]
;
entry:
br label %outer.loop
outer.loop: ; preds = %outer.latch, %entry
%iv = phi i32 [ 0, %entry ], [ %iv.next, %outer.latch ]
%check_1 = icmp ult i32 %iv, 2147483640
br label %inner.loop
inner.loop: ; preds = %inner.latch, %outer.loop
%storemerge611.i = phi i64 [ 0, %outer.loop ], [ %add.i, %inner.latch ]
br i1 %check_1, label %inner.latch, label %exit
inner.latch: ; preds = %inner.loop
%add.i = add i64 %storemerge611.i, 1
%cmp5.i = icmp ult i64 %storemerge611.i, 11
br i1 %cmp5.i, label %inner.loop, label %outer.latch
outer.latch: ; preds = %inner.latch
%iv.next = add i32 %iv, 10
br label %outer.loop
exit: ; preds = %inner.loop
ret i32 %iv
}
define i32 @test_03() {
; CHECK-LABEL: @test_03(
; CHECK-NEXT: entry:
; CHECK-NEXT: br label [[OUTER_LOOP:%.*]]
; CHECK: outer.loop:
; CHECK-NEXT: [[IV:%.*]] = phi i32 [ 2147483640, [[ENTRY:%.*]] ], [ [[IV_NEXT:%.*]], [[OUTER_LATCH:%.*]] ]
; CHECK-NEXT: [[CHECK_1:%.*]] = icmp ult i32 [[IV]], 2147483647
; CHECK-NEXT: br label [[INNER_LOOP:%.*]]
; CHECK: inner.loop:
; CHECK-NEXT: [[STOREMERGE611_I:%.*]] = phi i64 [ 0, [[OUTER_LOOP]] ], [ [[ADD_I:%.*]], [[INNER_LATCH:%.*]] ]
; CHECK-NEXT: br i1 [[CHECK_1]], label [[INNER_LATCH]], label [[EXIT:%.*]]
; CHECK: inner.latch:
; CHECK-NEXT: [[ADD_I]] = add nuw nsw i64 [[STOREMERGE611_I]], 1
; CHECK-NEXT: [[CMP5_I:%.*]] = icmp ult i64 [[STOREMERGE611_I]], 11
; CHECK-NEXT: br i1 [[CMP5_I]], label [[INNER_LOOP]], label [[OUTER_LATCH]]
; CHECK: outer.latch:
; CHECK-NEXT: [[IV_NEXT]] = add nuw i32 [[IV]], 10
; CHECK-NEXT: br label [[OUTER_LOOP]]
; CHECK: exit:
; CHECK-NEXT: [[IV_LCSSA:%.*]] = phi i32 [ [[IV]], [[INNER_LOOP]] ]
; CHECK-NEXT: ret i32 [[IV_LCSSA]]
;
entry:
br label %outer.loop
outer.loop: ; preds = %outer.latch, %entry
%iv = phi i32 [ 2147483640, %entry ], [ %iv.next, %outer.latch ]
%check_1 = icmp ult i32 %iv, 2147483647
br label %inner.loop
inner.loop: ; preds = %inner.latch, %outer.loop
%storemerge611.i = phi i64 [ 0, %outer.loop ], [ %add.i, %inner.latch ]
br i1 %check_1, label %inner.latch, label %exit
inner.latch: ; preds = %inner.loop
%add.i = add i64 %storemerge611.i, 1
%cmp5.i = icmp ult i64 %storemerge611.i, 11
br i1 %cmp5.i, label %inner.loop, label %outer.latch
outer.latch: ; preds = %inner.latch
%iv.next = add i32 %iv, 10
br label %outer.loop
exit: ; preds = %inner.loop
ret i32 %iv
}
|
