 |
|
|
|
.. (parent) |
 |
- |
rw-r--r-- |
7,523 |
defaults.ll
|
|
- |
rw-r--r-- |
64,133 |
divrem.ll
|
|
- |
rw-r--r-- |
3,185 |
evl-compatible-loops.ll
|
|
- |
rw-r--r-- |
3,874 |
first-order-recurrence-scalable-vf1.ll
|
|
- |
rw-r--r-- |
1,526 |
force-vect-msg.ll
|
|
- |
rw-r--r-- |
9,108 |
illegal-type.ll
|
|
- |
rw-r--r-- |
27,636 |
inloop-reduction.ll
|
|
- |
rw-r--r-- |
1,809 |
interleaved-accesses-zve32x.ll
|
|
- |
rw-r--r-- |
99,303 |
interleaved-accesses.ll
|
|
- |
rw-r--r-- |
6,566 |
interleaved-cost.ll
|
|
- |
rw-r--r-- |
96 |
lit.local.cfg
|
|
- |
rw-r--r-- |
11,887 |
lmul.ll
|
|
- |
rw-r--r-- |
24,721 |
low-trip-count.ll
|
|
- |
rw-r--r-- |
6,686 |
mask-index-type.ll
|
|
- |
rw-r--r-- |
15,222 |
masked_gather_scatter.ll
|
|
- |
rw-r--r-- |
826 |
only-compute-cost-for-vplan-vfs.ll
|
|
- |
rw-r--r-- |
8,534 |
ordered-reduction.ll
|
|
- |
rw-r--r-- |
7,963 |
pr87378-vpinstruction-or-drop-poison-generating-flags.ll
|
|
- |
rw-r--r-- |
6,722 |
pr88802.ll
|
|
- |
rw-r--r-- |
5,822 |
reg-usage.ll
|
|
- |
rw-r--r-- |
2,143 |
riscv-interleaved.ll
|
|
- |
rw-r--r-- |
9,001 |
riscv-unroll.ll
|
|
- |
rw-r--r-- |
24,750 |
riscv-vector-reverse.ll
|
|
- |
rw-r--r-- |
12,695 |
safe-dep-distance.ll
|
|
- |
rw-r--r-- |
43,415 |
scalable-basics.ll
|
|
- |
rw-r--r-- |
18,485 |
scalable-reductions.ll
|
|
- |
rw-r--r-- |
23,207 |
scalable-tailfold.ll
|
|
- |
rw-r--r-- |
1,138 |
scalable-vf-hint.ll
|
|
- |
rw-r--r-- |
29,468 |
select-cmp-reduction.ll
|
|
- |
rw-r--r-- |
6,639 |
short-trip-count.ll
|
|
- |
rw-r--r-- |
51,760 |
strided-accesses.ll
|
|
- |
rw-r--r-- |
8,938 |
truncate-to-minimal-bitwidth-cost.ll
|
|
- |
rw-r--r-- |
106,123 |
uniform-load-store.ll
|
|
- |
rw-r--r-- |
1,816 |
unroll-in-loop-vectorizer.ll
|
|
- |
rw-r--r-- |
64,633 |
vectorize-force-tail-with-evl-cond-reduction.ll
|
|
- |
rw-r--r-- |
3,296 |
vectorize-force-tail-with-evl-gather-scatter.ll
|
|
- |
rw-r--r-- |
125,806 |
vectorize-force-tail-with-evl-inloop-reduction.ll
|
|
- |
rw-r--r-- |
13,262 |
vectorize-force-tail-with-evl-interleave.ll
|
|
- |
rw-r--r-- |
18,187 |
vectorize-force-tail-with-evl-intermediate-store.ll
|
|
- |
rw-r--r-- |
7,534 |
vectorize-force-tail-with-evl-iv32.ll
|
|
- |
rw-r--r-- |
7,789 |
vectorize-force-tail-with-evl-masked-loadstore.ll
|
|
- |
rw-r--r-- |
1,204 |
vectorize-force-tail-with-evl-no-masking.ll
|
|
- |
rw-r--r-- |
6,168 |
vectorize-force-tail-with-evl-ordered-reduction.ll
|
|
- |
rw-r--r-- |
91,405 |
vectorize-force-tail-with-evl-reduction.ll
|
|
- |
rw-r--r-- |
17,271 |
vectorize-force-tail-with-evl-reverse-load-store.ll
|
|
- |
rw-r--r-- |
9,110 |
vectorize-vp-intrinsics.ll
|
|
- |
rw-r--r-- |
4,102 |
vf-will-not-generate-any-vector-insts.ll
|
|
- |
rw-r--r-- |
8,310 |
vplan-vp-intrinsics-reduction.ll
|
|
- |
rw-r--r-- |
6,234 |
vplan-vp-intrinsics.ll
|
|
- |
rw-r--r-- |
3,486 |
zvl32b.ll
|
