File: PR32086.ll

package info (click to toggle)
llvm-toolchain-19 1%3A19.1.7-3~deb12u1
  • links: PTS, VCS
  • area: main
  • in suites: bookworm-proposed-updates
  • size: 1,998,492 kB
  • sloc: cpp: 6,951,680; ansic: 1,486,157; asm: 913,598; python: 232,024; f90: 80,126; objc: 75,281; lisp: 37,276; pascal: 16,990; sh: 10,009; ml: 5,058; perl: 4,724; awk: 3,523; makefile: 3,167; javascript: 2,504; xml: 892; fortran: 664; cs: 573
file content (81 lines) | stat: -rw-r--r-- 3,415 bytes parent folder | download | duplicates (8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -passes=slp-vectorizer -slp-vectorize-hor -slp-vectorize-hor-store -S < %s -mtriple=x86_64-unknown-linux-gnu -mcpu=bdver2 | FileCheck %s

define void @i64_simplified(ptr noalias %st, ptr noalias %ld) {
; CHECK-LABEL: @i64_simplified(
; CHECK-NEXT:    [[TMP2:%.*]] = load <2 x i64>, ptr [[LD:%.*]], align 8
; CHECK-NEXT:    [[SHUFFLE:%.*]] = shufflevector <2 x i64> [[TMP2]], <2 x i64> poison, <4 x i32> <i32 0, i32 1, i32 0, i32 1>
; CHECK-NEXT:    store <4 x i64> [[SHUFFLE]], ptr [[ST:%.*]], align 8
; CHECK-NEXT:    ret void
;
  %arrayidx1 = getelementptr inbounds i64, ptr %ld, i64 1

  %t0 = load i64, ptr %ld, align 8
  %t1 = load i64, ptr %arrayidx1, align 8

  %arrayidx3 = getelementptr inbounds i64, ptr %st, i64 1
  %arrayidx4 = getelementptr inbounds i64, ptr %st, i64 2
  %arrayidx5 = getelementptr inbounds i64, ptr %st, i64 3

  store i64 %t0, ptr %st, align 8
  store i64 %t1, ptr %arrayidx3, align 8
  store i64 %t0, ptr %arrayidx4, align 8
  store i64 %t1, ptr %arrayidx5, align 8
  ret void
}

define void @i64_simplifiedi_reversed(ptr noalias %st, ptr noalias %ld) {
; CHECK-LABEL: @i64_simplifiedi_reversed(
; CHECK-NEXT:    [[TMP2:%.*]] = load <2 x i64>, ptr [[LD:%.*]], align 8
; CHECK-NEXT:    [[SHUFFLE:%.*]] = shufflevector <2 x i64> [[TMP2]], <2 x i64> poison, <4 x i32> <i32 1, i32 0, i32 1, i32 0>
; CHECK-NEXT:    store <4 x i64> [[SHUFFLE]], ptr [[ST:%.*]], align 8
; CHECK-NEXT:    ret void
;
  %arrayidx1 = getelementptr inbounds i64, ptr %ld, i64 1

  %t0 = load i64, ptr %ld, align 8
  %t1 = load i64, ptr %arrayidx1, align 8

  %arrayidx3 = getelementptr inbounds i64, ptr %st, i64 1
  %arrayidx4 = getelementptr inbounds i64, ptr %st, i64 2
  %arrayidx5 = getelementptr inbounds i64, ptr %st, i64 3

  store i64 %t1, ptr %st, align 8
  store i64 %t0, ptr %arrayidx3, align 8
  store i64 %t1, ptr %arrayidx4, align 8
  store i64 %t0, ptr %arrayidx5, align 8
  ret void
}

define void @i64_simplifiedi_extract(ptr noalias %st, ptr noalias %ld) {
; CHECK-LABEL: @i64_simplifiedi_extract(
; CHECK-NEXT:    [[ARRAYIDX1:%.*]] = getelementptr inbounds i64, ptr [[LD:%.*]], i64 1
; CHECK-NEXT:    [[T0:%.*]] = load i64, ptr [[LD]], align 8
; CHECK-NEXT:    [[T1:%.*]] = load i64, ptr [[ARRAYIDX1]], align 8
; CHECK-NEXT:    [[ARRAYIDX3:%.*]] = getelementptr inbounds i64, ptr [[ST:%.*]], i64 1
; CHECK-NEXT:    [[ARRAYIDX4:%.*]] = getelementptr inbounds i64, ptr [[ST]], i64 2
; CHECK-NEXT:    [[ARRAYIDX5:%.*]] = getelementptr inbounds i64, ptr [[ST]], i64 3
; CHECK-NEXT:    store i64 [[T0]], ptr [[ST]], align 8
; CHECK-NEXT:    store i64 [[T0]], ptr [[ARRAYIDX3]], align 8
; CHECK-NEXT:    store i64 [[T0]], ptr [[ARRAYIDX4]], align 8
; CHECK-NEXT:    store i64 [[T1]], ptr [[ARRAYIDX5]], align 8
; CHECK-NEXT:    store i64 [[T1]], ptr [[LD]], align 8
; CHECK-NEXT:    ret void
;
  %arrayidx1 = getelementptr inbounds i64, ptr %ld, i64 1

  %t0 = load i64, ptr %ld, align 8
  %t1 = load i64, ptr %arrayidx1, align 8

  %arrayidx3 = getelementptr inbounds i64, ptr %st, i64 1
  %arrayidx4 = getelementptr inbounds i64, ptr %st, i64 2
  %arrayidx5 = getelementptr inbounds i64, ptr %st, i64 3

  store i64 %t0, ptr %st, align 8
  store i64 %t0, ptr %arrayidx3, align 8
  store i64 %t0, ptr %arrayidx4, align 8
  store i64 %t1, ptr %arrayidx5, align 8
  store i64 %t1, ptr %ld, align 8
  ret void
}