1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt < %s -passes=slp-vectorizer,dce -S -mtriple=x86_64-apple-macosx10.8.0 -mcpu=corei7 | FileCheck %s
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-apple-macosx10.8.0"
%struct._exon_t.12.103.220.363.480.649.740.857.1039.1065.1078.1091.1117.1130.1156.1169.1195.1221.1234.1286.1299.1312.1338.1429.1455.1468.1494.1520.1884.1897.1975.2066.2105.2170.2171 = type { i32, i32, i32, i32, i32, i32, [8 x i8] }
define void @SIM4() {
; CHECK-LABEL: @SIM4(
; CHECK-NEXT: entry:
; CHECK-NEXT: br i1 undef, label [[RETURN:%.*]], label [[LOR_LHS_FALSE:%.*]]
; CHECK: lor.lhs.false:
; CHECK-NEXT: br i1 undef, label [[RETURN]], label [[IF_END:%.*]]
; CHECK: if.end:
; CHECK-NEXT: br i1 undef, label [[FOR_END605:%.*]], label [[FOR_BODY_LR_PH:%.*]]
; CHECK: for.body.lr.ph:
; CHECK-NEXT: br label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: br i1 undef, label [[FOR_INC603:%.*]], label [[IF_END12:%.*]]
; CHECK: if.end12:
; CHECK-NEXT: br i1 undef, label [[LAND_LHS_TRUE:%.*]], label [[LAND_LHS_TRUE167:%.*]]
; CHECK: land.lhs.true:
; CHECK-NEXT: br i1 undef, label [[IF_THEN17:%.*]], label [[LAND_LHS_TRUE167]]
; CHECK: if.then17:
; CHECK-NEXT: br i1 undef, label [[IF_END98:%.*]], label [[LAND_RHS_LR_PH:%.*]]
; CHECK: land.rhs.lr.ph:
; CHECK-NEXT: unreachable
; CHECK: if.end98:
; CHECK-NEXT: br i1 undef, label [[LAND_LHS_TRUE167]], label [[IF_THEN103:%.*]]
; CHECK: if.then103:
; CHECK-NEXT: [[DOTSUB100:%.*]] = select i1 undef, i32 250, i32 undef
; CHECK-NEXT: [[MUL114:%.*]] = shl nsw i32 [[DOTSUB100]], 2
; CHECK-NEXT: [[COND125:%.*]] = select i1 undef, i32 undef, i32 [[MUL114]]
; CHECK-NEXT: [[TMP0:%.*]] = insertelement <2 x i32> poison, i32 [[COND125]], i32 0
; CHECK-NEXT: [[TMP1:%.*]] = insertelement <2 x i32> [[TMP0]], i32 [[DOTSUB100]], i32 1
; CHECK-NEXT: br label [[FOR_COND_I:%.*]]
; CHECK: for.cond.i:
; CHECK-NEXT: [[TMP2:%.*]] = phi <2 x i32> [ undef, [[LAND_RHS_I874:%.*]] ], [ [[TMP1]], [[IF_THEN103]] ]
; CHECK-NEXT: br i1 undef, label [[LAND_RHS_I874]], label [[FOR_END_I:%.*]]
; CHECK: land.rhs.i874:
; CHECK-NEXT: br i1 undef, label [[FOR_COND_I]], label [[FOR_END_I]]
; CHECK: for.end.i:
; CHECK-NEXT: br i1 undef, label [[IF_THEN_I:%.*]], label [[IF_END_I:%.*]]
; CHECK: if.then.i:
; CHECK-NEXT: [[TMP3:%.*]] = add nsw <2 x i32> [[TMP2]], undef
; CHECK-NEXT: br label [[EXTEND_BW_EXIT:%.*]]
; CHECK: if.end.i:
; CHECK-NEXT: [[ADD16_I:%.*]] = add i32 [[COND125]], [[DOTSUB100]]
; CHECK-NEXT: [[CMP26514_I:%.*]] = icmp slt i32 [[ADD16_I]], 0
; CHECK-NEXT: br i1 [[CMP26514_I]], label [[FOR_END33_I:%.*]], label [[FOR_BODY28_LR_PH_I:%.*]]
; CHECK: for.body28.lr.ph.i:
; CHECK-NEXT: br label [[FOR_END33_I]]
; CHECK: for.end33.i:
; CHECK-NEXT: br i1 undef, label [[FOR_END58_I:%.*]], label [[FOR_BODY52_LR_PH_I:%.*]]
; CHECK: for.body52.lr.ph.i:
; CHECK-NEXT: br label [[FOR_END58_I]]
; CHECK: for.end58.i:
; CHECK-NEXT: br label [[WHILE_COND260_I:%.*]]
; CHECK: while.cond260.i:
; CHECK-NEXT: br i1 undef, label [[LAND_RHS263_I:%.*]], label [[WHILE_END275_I:%.*]]
; CHECK: land.rhs263.i:
; CHECK-NEXT: br i1 undef, label [[WHILE_COND260_I]], label [[WHILE_END275_I]]
; CHECK: while.end275.i:
; CHECK-NEXT: br label [[EXTEND_BW_EXIT]]
; CHECK: extend_bw.exit:
; CHECK-NEXT: [[TMP4:%.*]] = phi <2 x i32> [ [[TMP3]], [[IF_THEN_I]] ], [ undef, [[WHILE_END275_I]] ]
; CHECK-NEXT: br i1 false, label [[IF_THEN157:%.*]], label [[LAND_LHS_TRUE167]]
; CHECK: if.then157:
; CHECK-NEXT: [[TMP5:%.*]] = add nsw <2 x i32> [[TMP4]], <i32 1, i32 1>
; CHECK-NEXT: store <2 x i32> [[TMP5]], ptr undef, align 4
; CHECK-NEXT: br label [[LAND_LHS_TRUE167]]
; CHECK: land.lhs.true167:
; CHECK-NEXT: unreachable
; CHECK: for.inc603:
; CHECK-NEXT: br i1 undef, label [[FOR_BODY]], label [[FOR_END605]]
; CHECK: for.end605:
; CHECK-NEXT: unreachable
; CHECK: return:
; CHECK-NEXT: ret void
;
entry:
br i1 undef, label %return, label %lor.lhs.false
lor.lhs.false: ; preds = %entry
br i1 undef, label %return, label %if.end
if.end: ; preds = %lor.lhs.false
br i1 undef, label %for.end605, label %for.body.lr.ph
for.body.lr.ph: ; preds = %if.end
br label %for.body
for.body: ; preds = %for.inc603, %for.body.lr.ph
br i1 undef, label %for.inc603, label %if.end12
if.end12: ; preds = %for.body
br i1 undef, label %land.lhs.true, label %land.lhs.true167
land.lhs.true: ; preds = %if.end12
br i1 undef, label %if.then17, label %land.lhs.true167
if.then17: ; preds = %land.lhs.true
br i1 undef, label %if.end98, label %land.rhs.lr.ph
land.rhs.lr.ph: ; preds = %if.then17
unreachable
if.end98: ; preds = %if.then17
%from299 = getelementptr inbounds %struct._exon_t.12.103.220.363.480.649.740.857.1039.1065.1078.1091.1117.1130.1156.1169.1195.1221.1234.1286.1299.1312.1338.1429.1455.1468.1494.1520.1884.1897.1975.2066.2105.2170.2171, ptr undef, i64 0, i32 1
br i1 undef, label %land.lhs.true167, label %if.then103
if.then103: ; preds = %if.end98
%.sub100 = select i1 undef, i32 250, i32 undef
%mul114 = shl nsw i32 %.sub100, 2
%cond125 = select i1 undef, i32 undef, i32 %mul114
br label %for.cond.i
for.cond.i: ; preds = %land.rhs.i874, %if.then103
%row.0.i = phi i32 [ undef, %land.rhs.i874 ], [ %.sub100, %if.then103 ]
%col.0.i = phi i32 [ undef, %land.rhs.i874 ], [ %cond125, %if.then103 ]
br i1 undef, label %land.rhs.i874, label %for.end.i
land.rhs.i874: ; preds = %for.cond.i
br i1 undef, label %for.cond.i, label %for.end.i
for.end.i: ; preds = %land.rhs.i874, %for.cond.i
br i1 undef, label %if.then.i, label %if.end.i
if.then.i: ; preds = %for.end.i
%add14.i = add nsw i32 %row.0.i, undef
%add15.i = add nsw i32 %col.0.i, undef
br label %extend_bw.exit
if.end.i: ; preds = %for.end.i
%add16.i = add i32 %cond125, %.sub100
%cmp26514.i = icmp slt i32 %add16.i, 0
br i1 %cmp26514.i, label %for.end33.i, label %for.body28.lr.ph.i
for.body28.lr.ph.i: ; preds = %if.end.i
br label %for.end33.i
for.end33.i: ; preds = %for.body28.lr.ph.i, %if.end.i
br i1 undef, label %for.end58.i, label %for.body52.lr.ph.i
for.body52.lr.ph.i: ; preds = %for.end33.i
br label %for.end58.i
for.end58.i: ; preds = %for.body52.lr.ph.i, %for.end33.i
br label %while.cond260.i
while.cond260.i: ; preds = %land.rhs263.i, %for.end58.i
br i1 undef, label %land.rhs263.i, label %while.end275.i
land.rhs263.i: ; preds = %while.cond260.i
br i1 undef, label %while.cond260.i, label %while.end275.i
while.end275.i: ; preds = %land.rhs263.i, %while.cond260.i
br label %extend_bw.exit
extend_bw.exit: ; preds = %while.end275.i, %if.then.i
%add14.i1262 = phi i32 [ %add14.i, %if.then.i ], [ undef, %while.end275.i ]
%add15.i1261 = phi i32 [ %add15.i, %if.then.i ], [ undef, %while.end275.i ]
br i1 false, label %if.then157, label %land.lhs.true167
if.then157: ; preds = %extend_bw.exit
%add158 = add nsw i32 %add14.i1262, 1
store i32 %add158, ptr %from299, align 4
%add160 = add nsw i32 %add15.i1261, 1
store i32 %add160, ptr undef, align 4
br label %land.lhs.true167
land.lhs.true167: ; preds = %if.then157, %extend_bw.exit, %if.end98, %land.lhs.true, %if.end12
unreachable
for.inc603: ; preds = %for.body
br i1 undef, label %for.body, label %for.end605
for.end605: ; preds = %for.inc603, %if.end
unreachable
return: ; preds = %lor.lhs.false, %entry
ret void
}
|
