File: zero-reg.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (30 lines) | stat: -rw-r--r-- 794 bytes parent folder | download | duplicates (9) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
 
; RUN: llc -verify-machineinstrs -o - %s -mtriple=aarch64-linux-gnu | FileCheck %s

@var32 = dso_local global i32 0
@var64 = dso_local global i64 0

define dso_local void @test_zr() {
; CHECK-LABEL: test_zr:

  store i32 0, ptr @var32
; CHECK: str wzr, [{{x[0-9]+}}, {{#?}}:lo12:var32]
  store i64 0, ptr @var64
; CHECK: str xzr, [{{x[0-9]+}}, {{#?}}:lo12:var64]

  ret void
; CHECK: ret
}

define dso_local void @test_sp(i32 %val) {
; CHECK-LABEL: test_sp:

; Important correctness point here is that LLVM doesn't try to use xzr
; as an addressing register: "str w0, [xzr]" is not a valid A64
; instruction (0b11111 in the Rn field would mean "sp").
  %addr = getelementptr i32, ptr null, i64 0
  store i32 %val, ptr %addr
; CHECK: str {{w[0-9]+}}, [{{x[0-9]+|sp}}]

  ret void
; CHECK: ret
}