1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 2
# RUN: llc -mtriple=amdgcn -mcpu=gfx1030 -run-pass=instruction-select -o - %s | FileCheck -check-prefix=GFX10-WAVE32 %s
# RUN: llc -mtriple=amdgcn -mcpu=gfx1030 -mattr=+wavefrontsize64 -run-pass=instruction-select -o - %s | FileCheck -check-prefix=GFX10-WAVE64 %s
---
name: stackrestore_waveaddress_sgpr
legalized: true
regBankSelected: true
body: |
bb.0:
; GFX10-WAVE32-LABEL: name: stackrestore_waveaddress_sgpr
; GFX10-WAVE32: $sgpr32 = COPY $sgpr32
;
; GFX10-WAVE64-LABEL: name: stackrestore_waveaddress_sgpr
; GFX10-WAVE64: $sgpr32 = COPY $sgpr32
%0:sgpr(p5) = G_AMDGPU_WAVE_ADDRESS $sgpr32
G_STACKRESTORE %0
...
# Test we aren't special casing the direct register value.
---
name: stackrestore_direct_sp_sgpr
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $sgpr10
; GFX10-WAVE32-LABEL: name: stackrestore_direct_sp_sgpr
; GFX10-WAVE32: liveins: $sgpr10
; GFX10-WAVE32-NEXT: {{ $}}
; GFX10-WAVE32-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr32
; GFX10-WAVE32-NEXT: [[S_LSHR_B32_:%[0-9]+]]:sreg_32 = S_LSHR_B32 [[COPY]], 5, implicit-def dead $scc
; GFX10-WAVE32-NEXT: $sgpr32 = COPY [[S_LSHR_B32_]]
;
; GFX10-WAVE64-LABEL: name: stackrestore_direct_sp_sgpr
; GFX10-WAVE64: liveins: $sgpr10
; GFX10-WAVE64-NEXT: {{ $}}
; GFX10-WAVE64-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr32
; GFX10-WAVE64-NEXT: [[S_LSHR_B32_:%[0-9]+]]:sreg_32 = S_LSHR_B32 [[COPY]], 6, implicit-def dead $scc
; GFX10-WAVE64-NEXT: $sgpr32 = COPY [[S_LSHR_B32_]]
%0:sgpr(p5) = COPY $sgpr32
G_STACKRESTORE %0
...
---
name: stackrestore_any_sgpr
legalized: true
regBankSelected: true
body: |
bb.0:
liveins: $sgpr10
; GFX10-WAVE32-LABEL: name: stackrestore_any_sgpr
; GFX10-WAVE32: liveins: $sgpr10
; GFX10-WAVE32-NEXT: {{ $}}
; GFX10-WAVE32-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr10
; GFX10-WAVE32-NEXT: [[S_LSHR_B32_:%[0-9]+]]:sreg_32 = S_LSHR_B32 [[COPY]], 5, implicit-def dead $scc
; GFX10-WAVE32-NEXT: $sgpr32 = COPY [[S_LSHR_B32_]]
;
; GFX10-WAVE64-LABEL: name: stackrestore_any_sgpr
; GFX10-WAVE64: liveins: $sgpr10
; GFX10-WAVE64-NEXT: {{ $}}
; GFX10-WAVE64-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr10
; GFX10-WAVE64-NEXT: [[S_LSHR_B32_:%[0-9]+]]:sreg_32 = S_LSHR_B32 [[COPY]], 6, implicit-def dead $scc
; GFX10-WAVE64-NEXT: $sgpr32 = COPY [[S_LSHR_B32_]]
%0:sgpr(p5) = COPY $sgpr10
G_STACKRESTORE %0
...
|
