File: postlegalizercombiner-ashr.mir

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (127 lines) | stat: -rw-r--r-- 4,823 bytes parent folder | download | duplicates (9)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py UTC_ARGS: --version 2
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -run-pass=amdgpu-postlegalizer-combiner -verify-machineinstrs %s -o - | FileCheck %s
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1010 -run-pass=amdgpu-postlegalizer-combiner -verify-machineinstrs %s -o - | FileCheck %s
# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx1100 -run-pass=amdgpu-postlegalizer-combiner -verify-machineinstrs %s -o - | FileCheck %s

---
name:  constant_fold_ashr_s32_s32
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    ; CHECK-LABEL: name: constant_fold_ashr_s32_s32
    ; CHECK: %shift:_(s32) = G_CONSTANT i32 -482254
    ; CHECK-NEXT: $vgpr0 = COPY %shift(s32)
    %val:_(s32) = G_CONSTANT i32 -123456789
    %shift_amt:_(s32) = G_CONSTANT i32 8
    %shift:_(s32) = G_ASHR %val, %shift_amt
    $vgpr0 = COPY %shift

...

---
name:  constant_fold_ashr_s16_s16
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    ; CHECK-LABEL: name: constant_fold_ashr_s16_s16
    ; CHECK: %ext:_(s32) = G_CONSTANT i32 64764
    ; CHECK-NEXT: $vgpr0 = COPY %ext(s32)
    %val:_(s16) = G_CONSTANT i16 -12345
    %shift_amt:_(s16) = G_CONSTANT i16 4
    %shift:_(s16) = G_ASHR %val, %shift_amt
    %ext:_(s32) = G_ANYEXT %shift
    $vgpr0 = COPY %ext

...

---
name:  constant_fold_ashr_s64_s32
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    ; CHECK-LABEL: name: constant_fold_ashr_s64_s32
    ; CHECK: %shift:_(s64) = G_CONSTANT i64 -482254
    ; CHECK-NEXT: $vgpr0_vgpr1 = COPY %shift(s64)
    %val:_(s64) = G_CONSTANT i64 -123456789
    %shift_amt:_(s32) = G_CONSTANT i32 8
    %shift:_(s64) = G_ASHR %val, %shift_amt
    $vgpr0_vgpr1 = COPY %shift

...

---
name:  constant_fold_ashr_v2s16_v2s16
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    ; CHECK-LABEL: name: constant_fold_ashr_v2s16_v2s16
    ; CHECK: %val0:_(s16) = G_CONSTANT i16 1234
    ; CHECK-NEXT: %val1:_(s16) = G_CONSTANT i16 -5678
    ; CHECK-NEXT: %val:_(<2 x s16>) = G_BUILD_VECTOR %val0(s16), %val1(s16)
    ; CHECK-NEXT: %shift_amt_elt:_(s16) = G_CONSTANT i16 8
    ; CHECK-NEXT: %shift_amt:_(<2 x s16>) = G_BUILD_VECTOR %shift_amt_elt(s16), %shift_amt_elt(s16)
    ; CHECK-NEXT: %shift:_(<2 x s16>) = G_ASHR %val, %shift_amt(<2 x s16>)
    ; CHECK-NEXT: $vgpr0 = COPY %shift(<2 x s16>)
    %val0:_(s16) = G_CONSTANT i16 1234
    %val1:_(s16) = G_CONSTANT i16 -5678
    %val:_(<2 x s16>) = G_BUILD_VECTOR %val0, %val1
    %shift_amt_elt:_(s16) = G_CONSTANT i16 8
    %shift_amt:_(<2 x s16>) = G_BUILD_VECTOR %shift_amt_elt, %shift_amt_elt
    %shift:_(<2 x s16>) = G_ASHR %val, %shift_amt
    $vgpr0 = COPY %shift

...

---
name:  constant_fold_ashr_v2s16_v2s16_undef_amt_elt
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    ; CHECK-LABEL: name: constant_fold_ashr_v2s16_v2s16_undef_amt_elt
    ; CHECK: %val0:_(s16) = G_CONSTANT i16 1234
    ; CHECK-NEXT: %val1:_(s16) = G_CONSTANT i16 -5678
    ; CHECK-NEXT: %val:_(<2 x s16>) = G_BUILD_VECTOR %val0(s16), %val1(s16)
    ; CHECK-NEXT: %shift_amt_elt:_(s16) = G_CONSTANT i16 8
    ; CHECK-NEXT: %undef:_(s16) = G_IMPLICIT_DEF
    ; CHECK-NEXT: %shift_amt:_(<2 x s16>) = G_BUILD_VECTOR %shift_amt_elt(s16), %undef(s16)
    ; CHECK-NEXT: %shift:_(<2 x s16>) = G_ASHR %val, %shift_amt(<2 x s16>)
    ; CHECK-NEXT: $vgpr0 = COPY %shift(<2 x s16>)
    %val0:_(s16) = G_CONSTANT i16 1234
    %val1:_(s16) = G_CONSTANT i16 -5678
    %val:_(<2 x s16>) = G_BUILD_VECTOR %val0, %val1
    %shift_amt_elt:_(s16) = G_CONSTANT i16 8
    %undef:_(s16) = G_IMPLICIT_DEF
    %shift_amt:_(<2 x s16>) = G_BUILD_VECTOR %shift_amt_elt, %undef
    %shift:_(<2 x s16>) = G_ASHR %val, %shift_amt
    $vgpr0 = COPY %shift

...

---
name:  constant_fold_ashr_v2s16_v2s16_undef_val_elt
legalized:       true
tracksRegLiveness: true
body:             |
  bb.0:
    ; CHECK-LABEL: name: constant_fold_ashr_v2s16_v2s16_undef_val_elt
    ; CHECK: %val0:_(s16) = G_CONSTANT i16 -1234
    ; CHECK-NEXT: %undef:_(s16) = G_IMPLICIT_DEF
    ; CHECK-NEXT: %val:_(<2 x s16>) = G_BUILD_VECTOR %val0(s16), %undef(s16)
    ; CHECK-NEXT: %shift_amt_elt:_(s16) = G_CONSTANT i16 8
    ; CHECK-NEXT: %shift_amt:_(<2 x s16>) = G_BUILD_VECTOR %shift_amt_elt(s16), %shift_amt_elt(s16)
    ; CHECK-NEXT: %shift:_(<2 x s16>) = G_ASHR %val, %shift_amt(<2 x s16>)
    ; CHECK-NEXT: $vgpr0 = COPY %shift(<2 x s16>)
    %val0:_(s16) = G_CONSTANT i16 -1234
    %undef:_(s16) = G_IMPLICIT_DEF
    %val:_(<2 x s16>) = G_BUILD_VECTOR %val0, %undef
    %shift_amt_elt:_(s16) = G_CONSTANT i16 8
    %shift_amt:_(<2 x s16>) = G_BUILD_VECTOR %shift_amt_elt, %shift_amt_elt
    %shift:_(<2 x s16>) = G_ASHR %val, %shift_amt
    $vgpr0 = COPY %shift

...