File: sqrshr-uqrshl-unpredictable.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (21 lines) | stat: -rw-r--r-- 594 bytes parent folder | download | duplicates (10) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
; RUN: llc -mtriple armv8.1m.main -mattr=+mve %s -o - | FileCheck %s

; Check that we don't create an unpredictable sqrshr or uqrshl instruction,
; e.g. sqrshr r0, r0

declare i32 @llvm.arm.mve.sqrshr(i32, i32) #1
declare i32 @llvm.arm.mve.uqrshl(i32, i32) #1

define i32 @sqrshr() #0 {
; CHECK-LABEL: sqrshr
; CHECK-NOT: sqrshr  r[[REG:[0-9]+]], r[[REG]]
  %1 = tail call i32 @llvm.arm.mve.sqrshr(i32 1, i32 1)
  ret i32 %1
}

define i32 @uqrshl() #0 {
; CHECK-LABEL: uqrshl
; CHECK-NOT: uqrshl  r[[REG:[0-9]+]], r[[REG]]
  %1 = tail call i32 @llvm.arm.mve.uqrshl(i32 1, i32 1)
  ret i32 %1
}