File: 2008-01-25-dag-combine-mul.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (34 lines) | stat: -rw-r--r-- 1,460 bytes parent folder | download | duplicates (14)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
; RUN: llc < %s
; rdar://5707064

; XCore default subtarget does not support 8-byte alignment on stack.
; XFAIL: target=xcore{{.*}}

define i32 @f(ptr %pc) {
entry:
	%acc = alloca i64, align 8		; <ptr> [#uses=4]
	%tmp97 = load i64, ptr %acc, align 8		; <i64> [#uses=1]
	%tmp98 = and i64 %tmp97, 4294967295		; <i64> [#uses=1]
	%tmp99 = load i64, ptr null, align 8		; <i64> [#uses=1]
	%tmp100 = and i64 %tmp99, 4294967295		; <i64> [#uses=1]
	%tmp101 = mul i64 %tmp98, %tmp100		; <i64> [#uses=1]
	%tmp103 = lshr i64 %tmp101, 0		; <i64> [#uses=1]
	%tmp104 = load i64, ptr %acc, align 8		; <i64> [#uses=1]
	%.cast105 = zext i32 32 to i64		; <i64> [#uses=1]
	%tmp106 = lshr i64 %tmp104, %.cast105		; <i64> [#uses=1]
	%tmp107 = load i64, ptr null, align 8		; <i64> [#uses=1]
	%tmp108 = and i64 %tmp107, 4294967295		; <i64> [#uses=1]
	%tmp109 = mul i64 %tmp106, %tmp108		; <i64> [#uses=1]
	%tmp112 = add i64 %tmp109, 0		; <i64> [#uses=1]
	%tmp116 = add i64 %tmp112, 0		; <i64> [#uses=1]
	%tmp117 = add i64 %tmp103, %tmp116		; <i64> [#uses=1]
	%tmp118 = load i64, ptr %acc, align 8		; <i64> [#uses=1]
	%tmp120 = lshr i64 %tmp118, 0		; <i64> [#uses=1]
	%tmp121 = load i64, ptr null, align 8		; <i64> [#uses=1]
	%tmp123 = lshr i64 %tmp121, 0		; <i64> [#uses=1]
	%tmp124 = mul i64 %tmp120, %tmp123		; <i64> [#uses=1]
	%tmp126 = shl i64 %tmp124, 0		; <i64> [#uses=1]
	%tmp127 = add i64 %tmp117, %tmp126		; <i64> [#uses=1]
	store i64 %tmp127, ptr %acc, align 8
	ret i32 0
}