File: expand-condsets-copy-lis.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (37 lines) | stat: -rw-r--r-- 1,221 bytes parent folder | download | duplicates (6) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
 
; RUN: llc -mtriple=hexagon < %s
; REQUIRES: asserts

; Test that the compiler doesn't assert because the live interval information
; isn't updated correctly during the Hexagon Expand Condsets pass. The pass
; wasn't updating the information when converting a mux with the same operands
; into a copy. When this occurs, the pass needs to update the liveness
; information for the predicate register, which is removed.

define void @f0(i32 %a0) unnamed_addr {
b0:
  %v0 = or i32 undef, %a0
  %v1 = or i32 undef, %v0
  br label %b1

b1:                                               ; preds = %b3, %b0
  %v2 = phi i32 [ %v9, %b3 ], [ 0, %b0 ]
  %v3 = phi i32 [ 0, %b3 ], [ %v1, %b0 ]
  %v4 = srem i32 %v2, 4
  %v5 = icmp eq i32 %v4, 0
  %v6 = select i1 %v5, i32 %v1, i32 %v3
  %v7 = shl i32 %v6, 8
  %v8 = add i32 0, %v7
  br i1 undef, label %b2, label %b3

b2:                                               ; preds = %b1
  store i32 %v8, ptr undef, align 4
  br label %b3

b3:                                               ; preds = %b2, %b1
  %v9 = add nuw nsw i32 %v2, 1
  %v10 = icmp slt i32 %v9, undef
  br i1 %v10, label %b1, label %b4

b4:                                               ; preds = %b3
  unreachable
}