File: formal-args-i1.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (17 lines) | stat: -rw-r--r-- 589 bytes parent folder | download | duplicates (6) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 
; RUN: llc -mtriple=hexagon < %s | FileCheck %s
; This tests validates the fact that the formal arguments of type scalar i1
; (passed using 32-bit register) is converted back to use predicate registers
; CHECK: [[P0:p[0-3]]] = tstbit(r0,#0)
; CHECK: [[R0:r[0-9]+]] = mux([[P0]],#3,r2)
; CHECK: memb(r1+#0) = [[R0]]

target triple = "hexagon"

define void @f0(i1 zeroext %a0, ptr nocapture %a1, i8 %a2) local_unnamed_addr #0 {
entry:
  %v0 = select i1 %a0, i8 3, i8 %a2
  store i8 %v0, ptr %a1, align 1
  ret void
}

attributes #0 = { norecurse nounwind optsize "target-cpu"="hexagonv60" }