File: hwloop-dist-check.mir

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (277 lines) | stat: -rw-r--r-- 9,469 bytes parent folder | download | duplicates (6)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
# RUN: llc --mtriple=hexagon -run-pass=hwloops %s -o - | FileCheck %s

# CHECK-LABEL: name: f
# CHECK: [[R1:%[0-9]+]]:predregs = C2_cmpgti [[R0:%[0-9]+]], 0
# CHECK: [[R3:%[0-9]+]]:intregs = C2_muxir [[R1:%[0-9]+]], [[R2:%[0-9]+]], 1
# CHECK-LABEL: name: g
# CHECK: [[R1:%[0-9]+]]:predregs = C2_cmpgti [[R0:%[0-9]+]], 0
# CHECK: [[R3:%[0-9]+]]:intregs = C2_muxir [[R1:%[0-9]+]], [[R2:%[0-9]+]], 1
--- |
  @a = dso_local global [255 x ptr] zeroinitializer, align 8

  ; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(write, argmem: none, inaccessiblemem: none)
  define dso_local void @f(i32 noundef %m) local_unnamed_addr #0 {
  entry:
    %cond = tail call i32 @llvm.smax.i32(i32 %m, i32 2)
    %0 = add nsw i32 %cond, -4
    %1 = shl i32 %cond, 3
    %cgep = getelementptr i8, ptr @a, i32 %1
    %cgep36 = bitcast ptr @a to ptr
    br label %do.body

  do.body:                                          ; preds = %do.body, %entry
    %lsr.iv1 = phi ptr [ %cgep4, %do.body ], [ %cgep, %entry ]
    %lsr.iv = phi i32 [ %lsr.iv.next, %do.body ], [ %0, %entry ]
    %sh.0 = phi i32 [ 256, %entry ], [ %shr, %do.body ]
    %shr = lshr i32 %sh.0, 1
    %cgep5 = getelementptr inbounds [255 x ptr], ptr %cgep36, i32 0, i32 %shr
    store ptr %lsr.iv1, ptr %cgep5, align 4, !tbaa !5
    %lsr.iv.next = add nsw i32 %lsr.iv, 4
    %cmp1 = icmp samesign ult i32 %lsr.iv.next, 1073741836
    %cgep4 = getelementptr i8, ptr %lsr.iv1, i32 32
    br i1 %cmp1, label %do.body, label %do.end, !llvm.loop !9

  do.end:                                           ; preds = %do.body
    ret void
  }

  ; Function Attrs: minsize nofree norecurse nosync nounwind optsize memory(write, argmem: none, inaccessiblemem: none)
  define dso_local void @g(i32 noundef %m) local_unnamed_addr #0 {
  entry:
    %0 = add i32 %m, -4
    %1 = shl i32 %m, 3
    %cgep = getelementptr i8, ptr @a, i32 %1
    %cgep36 = bitcast ptr @a to ptr
    br label %do.body

  do.body:                                          ; preds = %do.body, %entry
    %lsr.iv1 = phi ptr [ %cgep4, %do.body ], [ %cgep, %entry ]
    %lsr.iv = phi i32 [ %lsr.iv.next, %do.body ], [ %0, %entry ]
    %sh.0 = phi i32 [ 256, %entry ], [ %shr, %do.body ]
    %shr = lshr i32 %sh.0, 1
    %cgep5 = getelementptr inbounds [255 x ptr], ptr %cgep36, i32 0, i32 %shr
    store ptr %lsr.iv1, ptr %cgep5, align 4, !tbaa !5
    %lsr.iv.next = add i32 %lsr.iv, 4
    %cmp = icmp slt i32 %lsr.iv.next, 1073741836
    %cgep4 = getelementptr i8, ptr %lsr.iv1, i32 32
    br i1 %cmp, label %do.body, label %do.end, !llvm.loop !11

  do.end:                                           ; preds = %do.body
    ret void
  }

  ; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
  declare i32 @llvm.smax.i32(i32, i32) #1

  !llvm.module.flags = !{!0, !1, !2, !3}
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 8, !"PIC Level", i32 2}
  !2 = !{i32 7, !"PIE Level", i32 2}
  !3 = !{i32 7, !"frame-pointer", i32 2}
  !5 = !{!6, !6, i64 0}
  !6 = !{!"any pointer", !7, i64 0}
  !7 = !{!"omnipotent char", !8, i64 0}
  !8 = !{!"Simple C/C++ TBAA"}
  !9 = distinct !{!9, !10}
  !10 = !{!"llvm.loop.mustprogress"}
  !11 = distinct !{!11, !10}

...
---
name:            f
alignment:       4
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
noPhis:          false
isSSA:           true
noVRegs:         false
hasFakeUses:     false
callsEHReturn:   false
callsUnwindInit: false
hasEHScopes:     false
hasEHFunclets:   false
isOutlined:      false
debugInstrRef:   false
failsVerification: false
tracksDebugUserValues: false
registers:
  - { id: 0, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 1, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 2, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 3, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 4, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 5, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 6, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 7, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 8, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 9, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 10, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 11, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 12, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 13, class: predregs, preferred-register: '', flags: [  ] }
  - { id: 14, class: predregs, preferred-register: '', flags: [  ] }
  - { id: 15, class: intregs, preferred-register: '', flags: [  ] }
liveins:
  - { reg: '$r0', virtual-reg: '%9' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  functionContext: ''
  maxCallFrameSize: 4294967295
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  hasTailCall:     false
  isCalleeSavedInfoValid: false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
entry_values:    []
callSites:       []
debugValueSubstitutions: []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0.entry:
    successors: %bb.1(0x80000000)
    liveins: $r0

    %9:intregs = COPY $r0
    %11:intregs = A2_tfrsi 2
    %12:intregs = A2_max %9, %11
    %0:intregs = nsw A2_addi %12, -4
    %1:intregs = S4_addi_asl_ri @a, %12, 3
    %2:intregs = A2_tfrsi @a
    %10:intregs = A2_tfrsi 256

  bb.1.do.body:
    successors: %bb.1(0x7c000000), %bb.2(0x04000000)

    %3:intregs = PHI %1, %bb.0, %8, %bb.1
    %4:intregs = PHI %0, %bb.0, %7, %bb.1
    %5:intregs = PHI %10, %bb.0, %15, %bb.1
    %15:intregs = S2_extractu %5, 8, 1
    S4_storeri_rr %2, %15, 2, %3 :: (store (s32) into %ir.cgep5, !tbaa !5)
    %7:intregs = nsw A2_addi %4, 4
    %13:predregs = C2_cmpgtui %7, 1073741835
    %8:intregs = A2_addi %3, 32
    J2_jumpf %13, %bb.1, implicit-def dead $pc
    J2_jump %bb.2, implicit-def dead $pc

  bb.2.do.end:
    PS_jmpret $r31, implicit-def dead $pc

...
---
name:            g
alignment:       4
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
failedISel:      false
tracksRegLiveness: true
hasWinCFI:       false
noPhis:          false
isSSA:           true
noVRegs:         false
hasFakeUses:     false
callsEHReturn:   false
callsUnwindInit: false
hasEHScopes:     false
hasEHFunclets:   false
isOutlined:      false
debugInstrRef:   false
failsVerification: false
tracksDebugUserValues: false
registers:
  - { id: 0, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 1, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 2, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 3, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 4, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 5, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 6, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 7, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 8, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 9, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 10, class: intregs, preferred-register: '', flags: [  ] }
  - { id: 11, class: predregs, preferred-register: '', flags: [  ] }
  - { id: 12, class: predregs, preferred-register: '', flags: [  ] }
  - { id: 13, class: intregs, preferred-register: '', flags: [  ] }
liveins:
  - { reg: '$r0', virtual-reg: '%9' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    1
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  functionContext: ''
  maxCallFrameSize: 4294967295
  cvBytesOfCalleeSavedRegisters: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  hasTailCall:     false
  isCalleeSavedInfoValid: false
  localFrameSize:  0
  savePoint:       ''
  restorePoint:    ''
fixedStack:      []
stack:           []
entry_values:    []
callSites:       []
debugValueSubstitutions: []
constants:       []
machineFunctionInfo: {}
body:             |
  bb.0.entry:
    successors: %bb.1(0x80000000)
    liveins: $r0

    %9:intregs = COPY $r0
    %0:intregs = A2_addi %9, -4
    %1:intregs = S4_addi_asl_ri @a, %9, 3
    %2:intregs = A2_tfrsi @a
    %10:intregs = A2_tfrsi 256

  bb.1.do.body:
    successors: %bb.1(0x7c000000), %bb.2(0x04000000)

    %3:intregs = PHI %1, %bb.0, %8, %bb.1
    %4:intregs = PHI %0, %bb.0, %7, %bb.1
    %5:intregs = PHI %10, %bb.0, %13, %bb.1
    %13:intregs = S2_extractu %5, 8, 1
    S4_storeri_rr %2, %13, 2, %3 :: (store (s32) into %ir.cgep5, !tbaa !5)
    %7:intregs = A2_addi %4, 4
    %11:predregs = C2_cmpgti %7, 1073741835
    %8:intregs = A2_addi %3, 32
    J2_jumpf %11, %bb.1, implicit-def dead $pc
    J2_jump %bb.2, implicit-def dead $pc

  bb.2.do.end:
    PS_jmpret $r31, implicit-def dead $pc

...