1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux \
; RUN: --ppc-asm-full-reg-names -mcpu=pwr7 < %s | FileCheck %s
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-aix \
; RUN: --ppc-asm-full-reg-names -mcpu=pwr7 < %s | FileCheck %s
define i64 @cdtbcd_test(i64 noundef %ll) {
; CHECK-LABEL: cdtbcd_test:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: cdtbcd r3, r3
; CHECK-NEXT: blr
entry:
%0 = tail call i64 @llvm.ppc.cdtbcdd(i64 %ll)
ret i64 %0
}
define zeroext i32 @cdtbcd_test_ui(i32 noundef zeroext %ui) {
; CHECK-LABEL: cdtbcd_test_ui:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: cdtbcd r3, r3
; CHECK-NEXT: clrldi r3, r3, 32
; CHECK-NEXT: blr
entry:
%conv = zext i32 %ui to i64
%0 = tail call i64 @llvm.ppc.cdtbcdd(i64 %conv)
%conv1 = trunc i64 %0 to i32
ret i32 %conv1
}
define i64 @cbcdtd_test(i64 noundef %ll) {
; CHECK-LABEL: cbcdtd_test:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: cbcdtd r3, r3
; CHECK-NEXT: blr
entry:
%0 = tail call i64 @llvm.ppc.cbcdtdd(i64 %ll)
ret i64 %0
}
define zeroext i32 @cbcdtd_test_ui(i32 noundef zeroext %ui) {
; CHECK-LABEL: cbcdtd_test_ui:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: cbcdtd r3, r3
; CHECK-NEXT: clrldi r3, r3, 32
; CHECK-NEXT: blr
entry:
%conv = zext i32 %ui to i64
%0 = tail call i64 @llvm.ppc.cbcdtdd(i64 %conv)
%conv1 = trunc i64 %0 to i32
ret i32 %conv1
}
define i64 @addg6s_test(i64 noundef %ll, i64 noundef %ll2) {
; CHECK-LABEL: addg6s_test:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: addg6s r3, r3, r4
; CHECK-NEXT: blr
entry:
%0 = tail call i64 @llvm.ppc.addg6sd(i64 %ll, i64 %ll2)
ret i64 %0
}
define zeroext i32 @addg6s_test_ui(i32 noundef zeroext %ui, i32 noundef zeroext %ui2) {
; CHECK-LABEL: addg6s_test_ui:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: addg6s r3, r3, r4
; CHECK-NEXT: clrldi r3, r3, 32
; CHECK-NEXT: blr
entry:
%conv = zext i32 %ui to i64
%conv1 = zext i32 %ui2 to i64
%0 = tail call i64 @llvm.ppc.addg6sd(i64 %conv, i64 %conv1)
%conv2 = trunc i64 %0 to i32
ret i32 %conv2
}
declare i64 @llvm.ppc.cdtbcdd(i64)
declare i64 @llvm.ppc.cbcdtdd(i64)
declare i64 @llvm.ppc.addg6sd(i64, i64)
|
