File: fence.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (47 lines) | stat: -rw-r--r-- 1,457 bytes parent folder | download | duplicates (10)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-ibm-aix \
; RUN:   -mcpu=pwr7 < %s | FileCheck %s
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux \
; RUN:   -mcpu=pwr8 < %s | FileCheck %s
; RUN: llc < %s -mtriple powerpc64le-unknown-linux -debug-only=machine-scheduler \
; RUN:   2>&1 | FileCheck %s --check-prefix=LOG

; REQUIRES: asserts

define dso_local void @test_builtin_ppc_fence() {
; CHECK-LABEL: test_builtin_ppc_fence:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    #FENCE
; CHECK-NEXT:    blr
entry:
  call void @llvm.ppc.fence()
  ret void
}
declare void @llvm.ppc.fence()

; LOG: ***** MI Scheduling *****
; LOG-NEXT: motion:%bb.0 entry
; LOG: ExitSU: FENCE implicit-def dead $rm
; LOG: ***** MI Scheduling *****
; LOG-NEXT: motion:%bb.0 entry
; LOG: ExitSU: FENCE implicit-def dead $rm
;
; LOG: ***** MI Scheduling *****
; LOG-NEXT: motion:%bb.0 entry
; LOG: ExitSU: FENCE implicit-def dead $rm
; LOG: ***** MI Scheduling *****
; LOG-NEXT: motion:%bb.0 entry
; LOG: ExitSU: FENCE implicit-def dead $rm
define double @motion(double %a, double %b, double %c, double %d) {
entry:
  %0 = fdiv double %a, %b
  %1 = fdiv double %b, %d
  call void @llvm.ppc.fence()
  %2 = fdiv double %c, %d
  %3 = fdiv double %a, %c
  call void @llvm.ppc.fence()
  %4 = fadd double %0, %1
  %5 = fadd double %2, %3
  %6 = fsub double %4, %5
  ret double %6
}