File: make-compressible-zbc-zhinx.mir

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (249 lines) | stat: -rw-r--r-- 9,680 bytes parent folder | download | duplicates (6)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -o - %s -mtriple=riscv32 -mattr=+zcb,+zhinx -simplify-mir \
# RUN:   -run-pass=riscv-make-compressible | FileCheck --check-prefixes=CHECK %s
# RUN: llc -o - %s -mtriple=riscv64 -mattr=+zcb,+zhinx -simplify-mir \
# RUN:   -run-pass=riscv-make-compressible | FileCheck --check-prefixes=CHECK %s

--- |
  define void @store_common_value_half(ptr %a, ptr %b, ptr %c) #0 {
  entry:
    store half 0.0, ptr %a, align 2
    store half 0.0, ptr %b, align 2
    store half 0.0, ptr %c, align 2
    ret void
  }

  define void @store_common_ptr_half(ptr %p) #0 {
  entry:
    store volatile half 2.0, ptr %p, align 2
    store volatile half 32.0, ptr %p, align 2
    store volatile half 512.0, ptr %p, align 2
    ret void
  }

  define void @load_common_ptr_half(ptr %p) #0 {
  entry:
    %0 = load volatile half, ptr %p, align 2
    %1 = load volatile half, ptr %p, align 2
    %2 = load volatile half, ptr %p, align 2
    ret void
  }

  define void @store_large_offset_half(ptr %p) #0 {
  entry:
    %0 = getelementptr inbounds half, ptr %p, i32 100
    store volatile half 2.0, ptr %0, align 2
    %1 = getelementptr inbounds half, ptr %p, i32 101
    store volatile half 32.0, ptr %1, align 2
    %2 = getelementptr inbounds half, ptr %p, i32 102
    store volatile half 512.0, ptr %2, align 2
    %3 = getelementptr inbounds half, ptr %p, i32 103
    store volatile half 16384.0, ptr %3, align 2
    ret void
  }

  define void @load_large_offset_half(ptr %p) #0 {
  entry:
    %0 = getelementptr inbounds half, ptr %p, i32 100
    %a = load volatile half, ptr %0, align 2
    %1 = getelementptr inbounds half, ptr %p, i32 100
    %b = load volatile half, ptr %1, align 2
    %2 = getelementptr inbounds half, ptr %p, i32 101
    %c = load volatile half, ptr %2, align 2
    %3 = getelementptr inbounds half, ptr %p, i32 101
    %d = load volatile half, ptr %3, align 2
    ret void
  }

  define void @store_large_offset_no_opt_half(ptr %p) #0 {
  entry:
    %0 = getelementptr inbounds i8, ptr %p, i8 100
    store volatile half 2.0, ptr %0, align 2
    %1 = getelementptr inbounds i8, ptr %p, i8 101
    store volatile half 32.0, ptr %1, align 2
    %2 = getelementptr inbounds i8, ptr %p, i8 104
    store volatile half 512.0, ptr %2, align 2
    ret void
  }

  define void @load_large_offset_no_opt_half(ptr %p) #0 {
  entry:
    %0 = getelementptr inbounds half, ptr %p, i32 100
    %a = load volatile half, ptr %0, align 2
    %1 = getelementptr inbounds half, ptr %p, i32 101
    %c = load volatile half, ptr %1, align 2
    %2 = getelementptr inbounds half, ptr %p, i32 102
    %d = load volatile half, ptr %2, align 2
    ret void
  }

  attributes #0 = { minsize }

...
---
name:            store_common_value_half
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10, $x11, $x12

    ; CHECK-LABEL: name: store_common_value_half
    ; CHECK: liveins: $x10, $x11, $x12
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $x13_h = PseudoMV_FPR16INX $x0_h
    ; CHECK-NEXT: SH_INX $x13_h, killed renamable $x10, 0 :: (store (s16) into %ir.a)
    ; CHECK-NEXT: SH_INX $x13_h, killed renamable $x11, 0 :: (store (s16) into %ir.b)
    ; CHECK-NEXT: SH_INX $x13_h, killed renamable $x12, 0 :: (store (s16) into %ir.c)
    ; CHECK-NEXT: PseudoRET
    SH_INX $x0_h, killed renamable $x10, 0 :: (store (s16) into %ir.a)
    SH_INX $x0_h, killed renamable $x11, 0 :: (store (s16) into %ir.b)
    SH_INX $x0_h, killed renamable $x12, 0 :: (store (s16) into %ir.c)
    PseudoRET

...
---
name:            store_common_ptr_half
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x16

    ; CHECK-LABEL: name: store_common_ptr_half
    ; CHECK: liveins: $x16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: renamable $x10 = LUI 4
    ; CHECK-NEXT: $x11 = ADDI $x16, 0
    ; CHECK-NEXT: SH_INX killed renamable $x10_h, $x11, 0 :: (volatile store (s16) into %ir.p)
    ; CHECK-NEXT: renamable $x10 = LUI 5
    ; CHECK-NEXT: SH_INX killed renamable $x10_h, $x11, 0 :: (volatile store (s16) into %ir.p)
    ; CHECK-NEXT: renamable $x10 = LUI 6
    ; CHECK-NEXT: SH_INX killed renamable $x10_h, killed $x11, 0 :: (volatile store (s16) into %ir.p)
    ; CHECK-NEXT: PseudoRET
    renamable $x10 = LUI 4
    SH_INX killed renamable $x10_h, renamable $x16, 0 :: (volatile store (s16) into %ir.p)
    renamable $x10 = LUI 5
    SH_INX killed renamable $x10_h, renamable $x16, 0 :: (volatile store (s16) into %ir.p)
    renamable $x10 = LUI 6
    SH_INX killed renamable $x10_h, killed renamable $x16, 0 :: (volatile store (s16) into %ir.p)
    PseudoRET

...
---
name:            load_common_ptr_half
body:             |
  bb.0.entry:
    liveins: $x16

    ; CHECK-LABEL: name: load_common_ptr_half
    ; CHECK: liveins: $x16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $x11 = ADDI $x16, 0
    ; CHECK-NEXT: dead $x10_h = LH_INX $x11, 0 :: (volatile load (s16) from %ir.p)
    ; CHECK-NEXT: dead $x10_h = LH_INX $x11, 0 :: (volatile load (s16) from %ir.p)
    ; CHECK-NEXT: dead $x10_h = LH_INX killed $x11, 0 :: (volatile load (s16) from %ir.p)
    ; CHECK-NEXT: PseudoRET
    dead $x10_h = LH_INX renamable $x16, 0 :: (volatile load (s16) from %ir.p)
    dead $x10_h = LH_INX renamable $x16, 0 :: (volatile load (s16) from %ir.p)
    dead $x10_h = LH_INX killed renamable $x16, 0 :: (volatile load (s16) from %ir.p)
    PseudoRET

...
---
name:            store_large_offset_half
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x10
    ; CHECK-LABEL: name: store_large_offset_half
    ; CHECK: liveins: $x10
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: renamable $x11 = LUI 4
    ; CHECK-NEXT: $x12 = ADDI $x10, 200
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, $x12, 0 :: (volatile store (s16) into %ir.0)
    ; CHECK-NEXT: renamable $x11 = LUI 5
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, $x12, 0 :: (volatile store (s16) into %ir.1)
    ; CHECK-NEXT: renamable $x11 = LUI 6
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, $x12, 2 :: (volatile store (s16) into %ir.2)
    ; CHECK-NEXT: renamable $x11 = LUI 7
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, killed $x12, 2 :: (volatile store (s16) into %ir.3)
    ; CHECK-NEXT: PseudoRET
    renamable $x11 = LUI 4
    SH_INX killed renamable $x11_h, renamable $x10, 200 :: (volatile store (s16) into %ir.0)
    renamable $x11 = LUI 5
    SH_INX killed renamable $x11_h, renamable $x10, 200 :: (volatile store (s16) into %ir.1)
    renamable $x11 = LUI 6
    SH_INX killed renamable $x11_h, renamable $x10, 202 :: (volatile store (s16) into %ir.2)
    renamable $x11 = LUI 7
    SH_INX killed renamable $x11_h, killed renamable $x10, 202 :: (volatile store (s16) into %ir.3)
    PseudoRET

...
---
name:            load_large_offset_half
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x16

    ; CHECK-LABEL: name: load_large_offset_half
    ; CHECK: liveins: $x16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: $x11 = ADDI $x16, 100
    ; CHECK-NEXT: dead $x10_h = LH_INX $x11, 0 :: (volatile load (s16) from %ir.0)
    ; CHECK-NEXT: dead $x10_h = LH_INX $x11, 0 :: (volatile load (s16) from %ir.1)
    ; CHECK-NEXT: dead $x10_h = LH_INX $x11, 2 :: (volatile load (s16) from %ir.2)
    ; CHECK-NEXT: dead $x10_h = LH_INX killed $x11, 2 :: (volatile load (s16) from %ir.3)
    ; CHECK-NEXT: PseudoRET
    dead $x10_h = LH_INX renamable $x16, 100 :: (volatile load (s16) from %ir.0)
    dead $x10_h = LH_INX renamable $x16, 100 :: (volatile load (s16) from %ir.1)
    dead $x10_h = LH_INX renamable $x16, 102 :: (volatile load (s16) from %ir.2)
    dead $x10_h = LH_INX killed renamable $x16, 102 :: (volatile load (s16) from %ir.3)
    PseudoRET

...
---
name:            store_large_offset_no_opt_half
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x16

    ; CHECK-LABEL: name: store_large_offset_no_opt_half
    ; CHECK: liveins: $x16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: renamable $x11 = LUI 4
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, renamable $x16, 200 :: (volatile store (s16) into %ir.0)
    ; CHECK-NEXT: renamable $x11 = LUI 5
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, renamable $x16, 202 :: (volatile store (s16) into %ir.1)
    ; CHECK-NEXT: renamable $x11 = LUI 6
    ; CHECK-NEXT: SH_INX killed renamable $x11_h, renamable $x16, 204 :: (volatile store (s16) into %ir.2)
    ; CHECK-NEXT: PseudoRET
    renamable $x11 = LUI 4
    SH_INX killed renamable $x11_h, renamable $x16, 200 :: (volatile store (s16) into %ir.0)
    renamable $x11 = LUI 5
    SH_INX killed renamable $x11_h, renamable $x16, 202 :: (volatile store (s16) into %ir.1)
    renamable $x11 = LUI 6
    SH_INX killed renamable $x11_h, renamable $x16, 204 :: (volatile store (s16) into %ir.2)
    PseudoRET

...
---
name:            load_large_offset_no_opt_half
tracksRegLiveness: true
body:             |
  bb.0.entry:
    liveins: $x16

    ; CHECK-LABEL: name: load_large_offset_no_opt_half
    ; CHECK: liveins: $x16
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: dead $x10_h = LH_INX renamable $x16, 100 :: (volatile load (s8) from %ir.0)
    ; CHECK-NEXT: dead $x10_h = LH_INX renamable $x16, 102 :: (volatile load (s8) from %ir.1)
    ; CHECK-NEXT: dead $x10_h = LH_INX killed renamable $x16, 104 :: (volatile load (s8) from %ir.2)
    ; CHECK-NEXT: PseudoRET
    dead $x10_h = LH_INX renamable $x16, 100 :: (volatile load (s8) from %ir.0)
    dead $x10_h = LH_INX renamable $x16, 102 :: (volatile load (s8) from %ir.1)
    dead $x10_h = LH_INX killed renamable $x16, 104 :: (volatile load (s8) from %ir.2)
    PseudoRET

...