File: fast-isel-constrain-store-indexreg.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.6-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,304 kB
  • sloc: cpp: 7,438,677; ansic: 1,393,822; asm: 1,012,926; python: 241,650; f90: 86,635; objc: 75,479; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (25 lines) | stat: -rw-r--r-- 818 bytes parent folder | download | duplicates (15)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
; RUN: llc %s -o - -verify-machineinstrs | FileCheck %s

target datalayout = "e-m:o-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-apple-unknown"

@TheArray = external global [100000 x double], align 16

; This test ensures, via the machine verifier, that the register class for the
; index of the double store is correctly constrained to not include SP.

; CHECK: movsd

define i32 @main(ptr %i, double %tmpv) {
bb:
  br label %bb7

bb7:                                              ; preds = %bb7, %bb
  %storemerge = phi i32 [ 0, %bb ], [ %tmp19, %bb7 ]
  %tmp15 = zext i32 %storemerge to i64
  %tmp16 = getelementptr inbounds [100000 x double], ptr @TheArray, i64 0, i64 %tmp15
  store double %tmpv, ptr %tmp16, align 8
  %tmp18 = load i32, ptr %i, align 4
  %tmp19 = add i32 %tmp18, 1
  br label %bb7
}