1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S --passes=slp-vectorizer -mtriple=x86_64-unknown-linux-gnu -mattr=+avx512f < %s | FileCheck %s
define void @test() {
; CHECK-LABEL: define void @test(
; CHECK-SAME: ) #[[ATTR0:[0-9]+]] {
; CHECK-NEXT: [[BB:.*]]:
; CHECK-NEXT: br label %[[BB1:.*]]
; CHECK: [[BB1]]:
; CHECK-NEXT: [[PHI:%.*]] = phi i32 [ 0, %[[BB]] ], [ [[ADD6:%.*]], %[[BB4:.*]] ]
; CHECK-NEXT: [[PHI2:%.*]] = phi i32 [ 0, %[[BB]] ], [ 0, %[[BB4]] ]
; CHECK-NEXT: [[OR:%.*]] = or i32 [[PHI2]], 0
; CHECK-NEXT: [[OR3:%.*]] = or i32 [[PHI]], 0
; CHECK-NEXT: br i1 false, label %[[BB7:.*]], label %[[BB4]]
; CHECK: [[BB4]]:
; CHECK-NEXT: [[ADD6]] = add i32 [[PHI]], 0
; CHECK-NEXT: br i1 false, label %[[BB7]], label %[[BB1]]
; CHECK: [[BB7]]:
; CHECK-NEXT: [[PHI8:%.*]] = phi i32 [ [[OR]], %[[BB1]] ], [ 0, %[[BB4]] ]
; CHECK-NEXT: [[PHI9:%.*]] = phi i32 [ [[OR3]], %[[BB1]] ], [ [[ADD6]], %[[BB4]] ]
; CHECK-NEXT: ret void
;
bb:
br label %bb1
bb1:
%phi = phi i32 [ 0, %bb ], [ %add6, %bb4 ]
%phi2 = phi i32 [ 0, %bb ], [ %add, %bb4 ]
%or = or i32 %phi2, 0
%or3 = or i32 %phi, 0
br i1 false, label %bb7, label %bb4
bb4:
%add = add i32 0, 0
%add5 = add i32 0, 0
%add6 = add i32 %phi, 0
br i1 false, label %bb7, label %bb1
bb7:
%phi8 = phi i32 [ %or, %bb1 ], [ %add5, %bb4 ]
%phi9 = phi i32 [ %or3, %bb1 ], [ %add6, %bb4 ]
ret void
}
|
