1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S --passes=slp-vectorizer -mtriple=x86_64-unknown-linux-gnu < %s | FileCheck %s
define i1 @test(i64 %v1, ptr %v2, i32 %v3, i1 %v4) {
; CHECK-LABEL: define i1 @test(
; CHECK-SAME: i64 [[V1:%.*]], ptr [[V2:%.*]], i32 [[V3:%.*]], i1 [[V4:%.*]]) {
; CHECK-NEXT: [[NEWFUNCROOT:.*:]]
; CHECK-NEXT: [[TMP0:%.*]] = insertelement <2 x i64> poison, i64 [[V1]], i32 0
; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <2 x i64> [[TMP0]], <2 x i64> poison, <2 x i32> zeroinitializer
; CHECK-NEXT: [[TMP2:%.*]] = lshr <2 x i64> [[TMP1]], <i64 32, i64 40>
; CHECK-NEXT: [[TMP3:%.*]] = trunc <2 x i64> [[TMP2]] to <2 x i8>
; CHECK-NEXT: [[TMP4:%.*]] = and <2 x i8> [[TMP3]], <i8 1, i8 -1>
; CHECK-NEXT: [[TMP5:%.*]] = zext <2 x i8> [[TMP4]] to <2 x i32>
; CHECK-NEXT: [[TMP6:%.*]] = icmp eq <2 x i32> [[TMP5]], zeroinitializer
; CHECK-NEXT: [[TMP7:%.*]] = insertelement <4 x i32> poison, i32 [[V3]], i32 0
; CHECK-NEXT: [[TMP8:%.*]] = shufflevector <4 x i32> [[TMP7]], <4 x i32> poison, <4 x i32> <i32 poison, i32 poison, i32 0, i32 0>
; CHECK-NEXT: [[TMP9:%.*]] = zext <2 x i8> [[TMP4]] to <2 x i32>
; CHECK-NEXT: [[TMP10:%.*]] = call <4 x i32> @llvm.vector.insert.v4i32.v2i32(<4 x i32> [[TMP8]], <2 x i32> [[TMP9]], i64 0)
; CHECK-NEXT: [[TMP11:%.*]] = uitofp <4 x i32> [[TMP10]] to <4 x float>
; CHECK-NEXT: [[TMP12:%.*]] = fdiv <4 x float> zeroinitializer, [[TMP11]]
; CHECK-NEXT: [[TMP13:%.*]] = insertelement <4 x i1> poison, i1 [[V4]], i32 0
; CHECK-NEXT: [[TMP14:%.*]] = shufflevector <4 x i1> [[TMP13]], <4 x i1> poison, <4 x i32> <i32 poison, i32 poison, i32 0, i32 0>
; CHECK-NEXT: [[TMP15:%.*]] = call <4 x i1> @llvm.vector.insert.v4i1.v2i1(<4 x i1> [[TMP14]], <2 x i1> [[TMP6]], i64 0)
; CHECK-NEXT: [[TMP16:%.*]] = select <4 x i1> [[TMP15]], <4 x float> zeroinitializer, <4 x float> [[TMP12]]
; CHECK-NEXT: [[TMP17:%.*]] = extractelement <4 x float> [[TMP16]], i32 3
; CHECK-NEXT: [[CONV_I_I1743_3:%.*]] = fptoui float [[TMP17]] to i32
; CHECK-NEXT: [[TMP18:%.*]] = icmp ne i32 [[CONV_I_I1743_3]], 0
; CHECK-NEXT: [[TMP19:%.*]] = bitcast <4 x float> [[TMP16]] to <4 x i32>
; CHECK-NEXT: [[TMP20:%.*]] = icmp ult <4 x i32> [[TMP19]], splat (i32 1333788672)
; CHECK-NEXT: [[TMP21:%.*]] = extractelement <4 x i1> [[TMP20]], i32 3
; CHECK-NEXT: [[NARROW:%.*]] = select i1 [[TMP21]], i1 [[TMP18]], i1 false
; CHECK-NEXT: [[TMP22:%.*]] = extractelement <4 x float> [[TMP16]], i32 2
; CHECK-NEXT: [[CONV_I_I1743_2:%.*]] = fptoui float [[TMP22]] to i32
; CHECK-NEXT: [[TMP23:%.*]] = extractelement <4 x i1> [[TMP20]], i32 2
; CHECK-NEXT: [[NARROW1:%.*]] = select i1 [[TMP23]], i32 [[CONV_I_I1743_2]], i32 0
; CHECK-NEXT: [[TMP24:%.*]] = zext i1 [[NARROW]] to i32
; CHECK-NEXT: [[TMP25:%.*]] = or i32 [[NARROW1]], [[TMP24]]
; CHECK-NEXT: [[TMP26:%.*]] = extractelement <4 x float> [[TMP16]], i32 1
; CHECK-NEXT: [[CONV_I_I1743_1:%.*]] = fptoui float [[TMP26]] to i32
; CHECK-NEXT: [[TMP27:%.*]] = extractelement <4 x i1> [[TMP20]], i32 1
; CHECK-NEXT: [[NARROW2:%.*]] = select i1 [[TMP27]], i32 [[CONV_I_I1743_1]], i32 0
; CHECK-NEXT: [[RV3:%.*]] = or i32 [[TMP25]], [[NARROW2]]
; CHECK-NEXT: [[TMP28:%.*]] = extractelement <4 x float> [[TMP16]], i32 0
; CHECK-NEXT: [[CONV_I_I1743:%.*]] = fptoui float [[TMP28]] to i32
; CHECK-NEXT: [[TMP29:%.*]] = extractelement <4 x i1> [[TMP20]], i32 0
; CHECK-NEXT: [[NARROW4:%.*]] = select i1 [[TMP29]], i32 [[CONV_I_I1743]], i32 0
; CHECK-NEXT: [[RT5:%.*]] = or i32 [[RV3]], [[NARROW4]]
; CHECK-NEXT: [[RT:%.*]] = zext i32 [[RT5]] to i64
; CHECK-NEXT: store i64 [[RT]], ptr [[V2]], align 1
; CHECK-NEXT: ret i1 false
;
newFuncRoot:
%conv.i147.i1756.3 = uitofp i32 %v3 to float
%div.i.i.i1749.3 = fdiv float 0.000000e+00, %conv.i147.i1756.3
%cond.i.i.i1751.3 = select i1 %v4, float 0.000000e+00, float %div.i.i.i1749.3
%conv.i147.i1756.2 = uitofp i32 %v3 to float
%div.i.i.i1749.2 = fdiv float 0.000000e+00, %conv.i147.i1756.2
%cond.i.i.i1751.2 = select i1 %v4, float 0.000000e+00, float %div.i.i.i1749.2
%0 = lshr i64 %v1, 40
%1 = trunc i64 %0 to i32
%tt2 = and i32 %1, 255
%cmp1.i.i.i1746.1 = icmp eq i32 %tt2, 0
%conv.i147.i1756.1 = uitofp i32 %tt2 to float
%div.i.i.i1749.1 = fdiv float 0.000000e+00, %conv.i147.i1756.1
%cond.i.i.i1751.1 = select i1 %cmp1.i.i.i1746.1, float 0.000000e+00, float %div.i.i.i1749.1
%tt3 = lshr i64 %v1, 32
%2 = trunc i64 %tt3 to i32
%tt1 = and i32 %2, 1
%cmp1.i.i.i1746 = icmp eq i32 %tt1, 0
%conv.i147.i1756 = uitofp i32 %tt1 to float
%div.i.i.i1749 = fdiv float 0.000000e+00, %conv.i147.i1756
%cond.i.i.i1751 = select i1 %cmp1.i.i.i1746, float 0.000000e+00, float %div.i.i.i1749
%3 = bitcast float %cond.i.i.i1751.3 to i32
%cmp.i99.i1736.3 = icmp ult i32 %3, 1333788672
%conv.i.i1743.3 = fptoui float %cond.i.i.i1751.3 to i32
%4 = icmp ne i32 %conv.i.i1743.3, 0
%narrow = select i1 %cmp.i99.i1736.3, i1 %4, i1 false
%5 = bitcast float %cond.i.i.i1751.2 to i32
%cmp.i99.i1736.2 = icmp ult i32 %5, 1333788672
%conv.i.i1743.2 = fptoui float %cond.i.i.i1751.2 to i32
%narrow1 = select i1 %cmp.i99.i1736.2, i32 %conv.i.i1743.2, i32 0
%6 = zext i1 %narrow to i32
%7 = or i32 %narrow1, %6
%8 = bitcast float %cond.i.i.i1751.1 to i32
%cmp.i99.i1736.1 = icmp ult i32 %8, 1333788672
%conv.i.i1743.1 = fptoui float %cond.i.i.i1751.1 to i32
%narrow2 = select i1 %cmp.i99.i1736.1, i32 %conv.i.i1743.1, i32 0
%rv3 = or i32 %7, %narrow2
%9 = bitcast float %cond.i.i.i1751 to i32
%cmp.i99.i1736 = icmp ult i32 %9, 1333788672
%conv.i.i1743 = fptoui float %cond.i.i.i1751 to i32
%narrow4 = select i1 %cmp.i99.i1736, i32 %conv.i.i1743, i32 0
%rt5 = or i32 %rv3, %narrow4
%rt = zext i32 %rt5 to i64
store i64 %rt, ptr %v2, align 1
ret i1 false
}
|
