File: arm64-relocs.s

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.8-1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,696 kB
  • sloc: cpp: 7,438,781; ansic: 1,393,871; asm: 1,012,926; python: 241,771; f90: 86,635; objc: 75,411; lisp: 42,144; pascal: 17,286; sh: 8,596; ml: 5,082; perl: 4,730; makefile: 3,591; awk: 3,523; javascript: 2,251; xml: 892; fortran: 672
file content (70 lines) | stat: -rw-r--r-- 1,986 bytes parent folder | download | duplicates (16)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
# REQUIRES: aarch64
# RUN: llvm-mc -filetype=obj -triple=arm64-apple-darwin %s -o %t.o
# RUN: %lld -dylib -arch arm64 -lSystem -o %t %t.o
# RUN: llvm-objdump --syms %t > %t.objdump
# RUN: llvm-objdump --no-print-imm-hex --macho -d --section=__const %t >> %t.objdump
# RUN: FileCheck %s < %t.objdump

# CHECK-LABEL: SYMBOL TABLE:
# CHECK-DAG:   [[#%x,PTR_1:]] l     O __DATA_CONST,__const _ptr_1
# CHECK-DAG:   [[#%x,PTR_2:]] l     O __DATA_CONST,__const _ptr_2
# CHECK-DAG:   [[#%x,BAR:]]   g     F __TEXT,__text _bar
# CHECK-DAG:   [[#%x,BAZ:]]   g     O __DATA,__data _baz

# CHECK-LABEL: _foo:
## BRANCH26 relocations are 4-byte aligned, so 123 is truncated to 120
# CHECK-NEXT:  bl   0x[[#BAR+120]]
## PAGE21 relocations are aligned to 4096 bytes
# CHECK-NEXT:  adrp x2, [[#]] ; 0x[[#BAZ+4096-128]]
# CHECK-NEXT:  ldr  x2, [x2, #128]
# CHECK-NEXT:  adrp x3, 8 ; 0x8000
# CHECK-NEXT:  ldr  q0, [x3, #144]
# CHECK-NEXT:  ret

# CHECK-LABEL: Contents of (__DATA_CONST,__const) section
# CHECK:       [[#PTR_1]]  {{0*}}[[#BAZ]]     00000000 00000000 00000000
# CHECK:       [[#PTR_2]]  {{0*}}[[#BAZ+123]] 00000000 00000000 00000000

.text
.globl _foo, _bar, _baz, _quux
.p2align 2
_foo:
  ## Generates ARM64_RELOC_BRANCH26 and ARM64_RELOC_ADDEND
  bl _bar + 123
  ## Generates ARM64_RELOC_PAGE21 and ADDEND
  adrp x2, _baz@PAGE + 4097
  ## Generates ARM64_RELOC_PAGEOFF12
  ldr x2, [x2, _baz@PAGEOFF]

  ## Generates ARM64_RELOC_PAGE21
  adrp x3, _quux@PAGE
  ## Generates ARM64_RELOC_PAGEOFF12 with internal slide 4
  ldr q0, [x3, _quux@PAGEOFF]
  ret

.p2align 2
_bar:
  ret

.data
.space 128
_baz:
.space 1

.p2align 4
_quux:
.quad 0
.quad 80

.section __DATA_CONST,__const
## These generate ARM64_RELOC_UNSIGNED symbol relocations. llvm-mc seems to
## generate UNSIGNED section relocations only for compact unwind sections, so
## those relocations are being tested in compact-unwind.s.
_ptr_1:
  .quad _baz
  .space 8
_ptr_2:
  .quad _baz + 123
  .space 8

.subsections_via_symbols