1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
|
; RUN: llc -mtriple=spirv-unknown-vulkan-compute -O0 %s -o - | FileCheck %s
; RUN: %if spirv-tools %{ llc -O0 -mtriple=spirv-unknown-vulkan-compute %s -o - -filetype=obj | spirv-val %}
;
; int process() {
; int a = 0;
; int b = 1;
; int val = 0;
;
; for (int i = 0; a && b; ++i) {
; val += 1;
; }
;
; for (int i = 0; a || b; ++i) {
; val += 1;
; b = 0;
; }
;
; b = 1;
; for (int i = 0; a && ((a || b) && b); ++i) {
; val += 4;
; b = 0;
; }
;
; b = 1;
; for (int i = 0; a ? a : b; ++i) {
; val += 8;
; b = 0;
; }
;
; int x = 0;
; int y = 0;
; for (int i = 0; x + (x && y); ++i) {
; val += 16;
; }
;
; return val;
; }
;
; [numthreads(1, 1, 1)]
; void main() {
; process();
; }
; CHECK: %[[#process:]] = OpFunction %[[#uint:]] DontInline %[[#]]
; CHECK: %[[#bb86:]] = OpLabel
; CHECK: OpBranch %[[#bb87:]]
; CHECK: %[[#bb87]] = OpLabel
; CHECK: OpLoopMerge %[[#bb89:]] %[[#bb90:]] None
; CHECK: OpBranch %[[#bb91:]]
; CHECK: %[[#bb91]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb92:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb93:]] %[[#bb94:]]
; CHECK: %[[#bb94]] = OpLabel
; CHECK: OpBranch %[[#bb92]]
; CHECK: %[[#bb93]] = OpLabel
; CHECK: OpBranch %[[#bb92]]
; CHECK: %[[#bb92]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb96:]] %[[#bb89]]
; CHECK: %[[#bb89]] = OpLabel
; CHECK: OpBranch %[[#bb97:]]
; CHECK: %[[#bb97]] = OpLabel
; CHECK: OpLoopMerge %[[#bb99:]] %[[#bb100:]] None
; CHECK: OpBranch %[[#bb101:]]
; CHECK: %[[#bb101]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb102:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb103:]] %[[#bb104:]]
; CHECK: %[[#bb104]] = OpLabel
; CHECK: OpBranch %[[#bb102]]
; CHECK: %[[#bb103]] = OpLabel
; CHECK: OpBranch %[[#bb102]]
; CHECK: %[[#bb102]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb106:]] %[[#bb99]]
; CHECK: %[[#bb99]] = OpLabel
; CHECK: OpBranch %[[#bb107:]]
; CHECK: %[[#bb107]] = OpLabel
; CHECK: OpLoopMerge %[[#bb109:]] %[[#bb110:]] None
; CHECK: OpBranch %[[#bb111:]]
; CHECK: %[[#bb111]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb112:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb113:]] %[[#bb114:]]
; CHECK: %[[#bb114]] = OpLabel
; CHECK: OpBranch %[[#bb112]]
; CHECK: %[[#bb113]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb116:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb117:]] %[[#bb116]]
; CHECK: %[[#bb117]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb118:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb119:]] %[[#bb120:]]
; CHECK: %[[#bb120]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb122:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb122]] %[[#bb123:]]
; CHECK: %[[#bb123]] = OpLabel
; CHECK: OpBranch %[[#bb122]]
; CHECK: %[[#bb122]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb126:]] %[[#bb118]]
; CHECK: %[[#bb126]] = OpLabel
; CHECK: OpBranch %[[#bb118]]
; CHECK: %[[#bb119]] = OpLabel
; CHECK: OpBranch %[[#bb118]]
; CHECK: %[[#bb118]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb116]] %[[#bb129:]]
; CHECK: %[[#bb129]] = OpLabel
; CHECK: OpBranch %[[#bb116]]
; CHECK: %[[#bb116]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb112]] %[[#bb133:]]
; CHECK: %[[#bb133]] = OpLabel
; CHECK: OpBranch %[[#bb112]]
; CHECK: %[[#bb112]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb136:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb136]] %[[#bb137:]]
; CHECK: %[[#bb137]] = OpLabel
; CHECK-NEXT: OpUnreachable
; CHECK: %[[#bb136]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb138:]] %[[#bb109]]
; CHECK: %[[#bb109]] = OpLabel
; CHECK: OpBranch %[[#bb139:]]
; CHECK: %[[#bb139]] = OpLabel
; CHECK: OpLoopMerge %[[#bb141:]] %[[#bb142:]] None
; CHECK: OpBranch %[[#bb143:]]
; CHECK: %[[#bb143]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb144:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb145:]] %[[#bb146:]]
; CHECK: %[[#bb146]] = OpLabel
; CHECK: OpBranch %[[#bb144]]
; CHECK: %[[#bb145]] = OpLabel
; CHECK: OpBranch %[[#bb144]]
; CHECK: %[[#bb144]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb149:]] %[[#bb141]]
; CHECK: %[[#bb141]] = OpLabel
; CHECK: OpBranch %[[#bb150:]]
; CHECK: %[[#bb150]] = OpLabel
; CHECK: OpLoopMerge %[[#bb153:]] %[[#bb154:]] None
; CHECK: OpBranch %[[#bb155:]]
; CHECK: %[[#bb155]] = OpLabel
; CHECK: OpSelectionMerge %[[#bb156:]] None
; CHECK: OpBranchConditional %[[#]] %[[#bb157:]] %[[#bb158:]]
; CHECK: %[[#bb158]] = OpLabel
; CHECK: OpBranch %[[#bb156]]
; CHECK: %[[#bb157]] = OpLabel
; CHECK: OpBranch %[[#bb156]]
; CHECK: %[[#bb156]] = OpLabel
; CHECK: OpBranchConditional %[[#]] %[[#bb160:]] %[[#bb153]]
; CHECK: %[[#bb153]] = OpLabel
; CHECK: OpReturnValue %[[#]]
; CHECK: %[[#bb160]] = OpLabel
; CHECK: OpBranch %[[#bb154]]
; CHECK: %[[#bb154]] = OpLabel
; CHECK: OpBranch %[[#bb150]]
; CHECK: %[[#bb149]] = OpLabel
; CHECK: OpBranch %[[#bb142]]
; CHECK: %[[#bb142]] = OpLabel
; CHECK: OpBranch %[[#bb139]]
; CHECK: %[[#bb138]] = OpLabel
; CHECK: OpBranch %[[#bb110]]
; CHECK: %[[#bb110]] = OpLabel
; CHECK: OpBranch %[[#bb107]]
; CHECK: %[[#bb106]] = OpLabel
; CHECK: OpBranch %[[#bb100]]
; CHECK: %[[#bb100]] = OpLabel
; CHECK: OpBranch %[[#bb97]]
; CHECK: %[[#bb96]] = OpLabel
; CHECK: OpBranch %[[#bb90]]
; CHECK: %[[#bb90]] = OpLabel
; CHECK: OpBranch %[[#bb87]]
; CHECK: OpFunctionEnd
; CHECK: %[[#func_main:]] = OpFunction %[[#void:]] DontInline %[[#]]
; CHECK: %[[#bb172:]] = OpLabel
; CHECK: OpReturn
; CHECK: OpFunctionEnd
; CHECK: %[[#func_main_1:]] = OpFunction %[[#void]] None %[[#]]
; CHECK: %[[#bb173:]] = OpLabel
; CHECK: OpReturn
; CHECK: OpFunctionEnd
target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-G1"
target triple = "spirv-unknown-vulkan1.3-compute"
; Function Attrs: convergent noinline norecurse nounwind optnone
define spir_func noundef i32 @_Z7processv() #0 {
entry:
%0 = call token @llvm.experimental.convergence.entry()
%a = alloca i32, align 4
%b = alloca i32, align 4
%val = alloca i32, align 4
%i = alloca i32, align 4
%i2 = alloca i32, align 4
%i11 = alloca i32, align 4
%i26 = alloca i32, align 4
%x = alloca i32, align 4
%y = alloca i32, align 4
%i35 = alloca i32, align 4
store i32 0, ptr %a, align 4
store i32 1, ptr %b, align 4
store i32 0, ptr %val, align 4
store i32 0, ptr %i, align 4
br label %for.cond
for.cond: ; preds = %for.inc, %entry
%1 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]
%2 = load i32, ptr %a, align 4
%tobool = icmp ne i32 %2, 0
br i1 %tobool, label %land.rhs, label %land.end
land.rhs: ; preds = %for.cond
%3 = load i32, ptr %b, align 4
%tobool1 = icmp ne i32 %3, 0
br label %land.end
land.end: ; preds = %land.rhs, %for.cond
%4 = phi i1 [ false, %for.cond ], [ %tobool1, %land.rhs ]
br i1 %4, label %for.body, label %for.end
for.body: ; preds = %land.end
%5 = load i32, ptr %val, align 4
%add = add nsw i32 %5, 1
store i32 %add, ptr %val, align 4
br label %for.inc
for.inc: ; preds = %for.body
%6 = load i32, ptr %i, align 4
%inc = add nsw i32 %6, 1
store i32 %inc, ptr %i, align 4
br label %for.cond
for.end: ; preds = %land.end
store i32 0, ptr %i2, align 4
br label %for.cond3
for.cond3: ; preds = %for.inc8, %for.end
%7 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]
%8 = load i32, ptr %a, align 4
%tobool4 = icmp ne i32 %8, 0
br i1 %tobool4, label %lor.end, label %lor.rhs
lor.rhs: ; preds = %for.cond3
%9 = load i32, ptr %b, align 4
%tobool5 = icmp ne i32 %9, 0
br label %lor.end
lor.end: ; preds = %lor.rhs, %for.cond3
%10 = phi i1 [ true, %for.cond3 ], [ %tobool5, %lor.rhs ]
br i1 %10, label %for.body6, label %for.end10
for.body6: ; preds = %lor.end
%11 = load i32, ptr %val, align 4
%add7 = add nsw i32 %11, 1
store i32 %add7, ptr %val, align 4
store i32 0, ptr %b, align 4
br label %for.inc8
for.inc8: ; preds = %for.body6
%12 = load i32, ptr %i2, align 4
%inc9 = add nsw i32 %12, 1
store i32 %inc9, ptr %i2, align 4
br label %for.cond3
for.end10: ; preds = %lor.end
store i32 1, ptr %b, align 4
store i32 0, ptr %i11, align 4
br label %for.cond12
for.cond12: ; preds = %for.inc23, %for.end10
%13 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]
%14 = load i32, ptr %a, align 4
%tobool13 = icmp ne i32 %14, 0
br i1 %tobool13, label %land.rhs14, label %land.end20
land.rhs14: ; preds = %for.cond12
%15 = load i32, ptr %a, align 4
%tobool15 = icmp ne i32 %15, 0
br i1 %tobool15, label %land.rhs17, label %lor.lhs.false
lor.lhs.false: ; preds = %land.rhs14
%16 = load i32, ptr %b, align 4
%tobool16 = icmp ne i32 %16, 0
br i1 %tobool16, label %land.rhs17, label %land.end19
land.rhs17: ; preds = %lor.lhs.false, %land.rhs14
%17 = load i32, ptr %b, align 4
%tobool18 = icmp ne i32 %17, 0
br label %land.end19
land.end19: ; preds = %land.rhs17, %lor.lhs.false
%18 = phi i1 [ false, %lor.lhs.false ], [ %tobool18, %land.rhs17 ]
br label %land.end20
land.end20: ; preds = %land.end19, %for.cond12
%19 = phi i1 [ false, %for.cond12 ], [ %18, %land.end19 ]
br i1 %19, label %for.body21, label %for.end25
for.body21: ; preds = %land.end20
%20 = load i32, ptr %val, align 4
%add22 = add nsw i32 %20, 4
store i32 %add22, ptr %val, align 4
store i32 0, ptr %b, align 4
br label %for.inc23
for.inc23: ; preds = %for.body21
%21 = load i32, ptr %i11, align 4
%inc24 = add nsw i32 %21, 1
store i32 %inc24, ptr %i11, align 4
br label %for.cond12
for.end25: ; preds = %land.end20
store i32 1, ptr %b, align 4
store i32 0, ptr %i26, align 4
br label %for.cond27
for.cond27: ; preds = %for.inc32, %for.end25
%22 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]
%23 = load i32, ptr %a, align 4
%tobool28 = icmp ne i32 %23, 0
br i1 %tobool28, label %cond.true, label %cond.false
cond.true: ; preds = %for.cond27
%24 = load i32, ptr %a, align 4
br label %cond.end
cond.false: ; preds = %for.cond27
%25 = load i32, ptr %b, align 4
br label %cond.end
cond.end: ; preds = %cond.false, %cond.true
%cond = phi i32 [ %24, %cond.true ], [ %25, %cond.false ]
%tobool29 = icmp ne i32 %cond, 0
br i1 %tobool29, label %for.body30, label %for.end34
for.body30: ; preds = %cond.end
%26 = load i32, ptr %val, align 4
%add31 = add nsw i32 %26, 8
store i32 %add31, ptr %val, align 4
store i32 0, ptr %b, align 4
br label %for.inc32
for.inc32: ; preds = %for.body30
%27 = load i32, ptr %i26, align 4
%inc33 = add nsw i32 %27, 1
store i32 %inc33, ptr %i26, align 4
br label %for.cond27
for.end34: ; preds = %cond.end
store i32 0, ptr %x, align 4
store i32 0, ptr %y, align 4
store i32 0, ptr %i35, align 4
br label %for.cond36
for.cond36: ; preds = %for.inc45, %for.end34
%28 = call token @llvm.experimental.convergence.loop() [ "convergencectrl"(token %0) ]
%29 = load i32, ptr %x, align 4
%30 = load i32, ptr %x, align 4
%tobool37 = icmp ne i32 %30, 0
br i1 %tobool37, label %land.rhs38, label %land.end40
land.rhs38: ; preds = %for.cond36
%31 = load i32, ptr %y, align 4
%tobool39 = icmp ne i32 %31, 0
br label %land.end40
land.end40: ; preds = %land.rhs38, %for.cond36
%32 = phi i1 [ false, %for.cond36 ], [ %tobool39, %land.rhs38 ]
%conv = zext i1 %32 to i32
%add41 = add nsw i32 %29, %conv
%tobool42 = icmp ne i32 %add41, 0
br i1 %tobool42, label %for.body43, label %for.end47
for.body43: ; preds = %land.end40
%33 = load i32, ptr %val, align 4
%add44 = add nsw i32 %33, 16
store i32 %add44, ptr %val, align 4
br label %for.inc45
for.inc45: ; preds = %for.body43
%34 = load i32, ptr %i35, align 4
%inc46 = add nsw i32 %34, 1
store i32 %inc46, ptr %i35, align 4
br label %for.cond36
for.end47: ; preds = %land.end40
%35 = load i32, ptr %val, align 4
ret i32 %35
}
; Function Attrs: convergent nocallback nofree nosync nounwind willreturn memory(none)
declare token @llvm.experimental.convergence.entry() #1
; Function Attrs: convergent nocallback nofree nosync nounwind willreturn memory(none)
declare token @llvm.experimental.convergence.loop() #1
; Function Attrs: convergent noinline norecurse nounwind optnone
define internal spir_func void @main() #0 {
entry:
%0 = call token @llvm.experimental.convergence.entry()
%call1 = call spir_func noundef i32 @_Z7processv() #3 [ "convergencectrl"(token %0) ]
ret void
}
; Function Attrs: convergent norecurse
define void @main.1() #2 {
entry:
call void @main()
ret void
}
attributes #0 = { convergent noinline norecurse nounwind optnone "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" }
attributes #1 = { convergent nocallback nofree nosync nounwind willreturn memory(none) }
attributes #2 = { convergent norecurse "frame-pointer"="all" "hlsl.numthreads"="1,1,1" "hlsl.shader"="compute" "no-trapping-math"="true" "stack-protector-buffer-size"="8" }
attributes #3 = { convergent }
!llvm.module.flags = !{!0, !1, !2}
!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 4, !"dx.disable_optimizations", i32 1}
!2 = !{i32 7, !"frame-pointer", i32 2}
|
