File: ldp-preind.predictable.txt

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.8-1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,696 kB
  • sloc: cpp: 7,438,781; ansic: 1,393,871; asm: 1,012,926; python: 241,771; f90: 86,635; objc: 75,411; lisp: 42,144; pascal: 17,286; sh: 8,596; ml: 5,082; perl: 4,730; makefile: 3,591; awk: 3,523; javascript: 2,251; xml: 892; fortran: 672
file content (18 lines) | stat: -rw-r--r-- 604 bytes parent folder | download | duplicates (39) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
# RUN: llvm-mc -triple=aarch64 -mattr=+fp-armv8 -disassemble < %s 2>&1 | FileCheck %s
# RUN: llvm-mc -triple=arm64 -mattr=+fp-armv8 -disassemble < %s 2>&1 | FileCheck %s

# None of these instructions should be classified as unpredictable:

# CHECK-NOT: potentially undefined instruction encoding

# Stores from duplicated registers should be fine.
0xe3 0x0f 0x80 0xa9
# CHECK: stp x3, x3, [sp, #0]!

# d5 != x5 so "ldp d5, d6, [x5, #24]!" is fine.
0xa5 0x98 0xc1 0x6d
# CHECK: ldp d5, d6, [x5, #24]!

# xzr != sp so "stp xzr, xzr, [sp, #8]!" is fine.
0xff 0xff 0x80 0xa9
# CHECK: stp xzr, xzr, [sp, #8]!