File: AMDGPUMCKernelDescriptor.h

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.8-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,388 kB
  • sloc: cpp: 7,438,767; ansic: 1,393,871; asm: 1,012,926; python: 241,728; f90: 86,635; objc: 75,411; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (54 lines) | stat: -rw-r--r-- 1,909 bytes parent folder | download | duplicates (8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
//===--- AMDGPUMCKernelDescriptor.h ---------------------------*- C++ -*---===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
/// \file
/// AMDHSA kernel descriptor MCExpr struct for use in MC layer. Uses
/// AMDHSAKernelDescriptor.h for sizes and constants.
///
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCKERNELDESCRIPTOR_H
#define LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCKERNELDESCRIPTOR_H

#include "llvm/Support/AMDHSAKernelDescriptor.h"

namespace llvm {
class MCExpr;
class MCContext;
class MCSubtargetInfo;
namespace AMDGPU {

struct MCKernelDescriptor {
  const MCExpr *group_segment_fixed_size = nullptr;
  const MCExpr *private_segment_fixed_size = nullptr;
  const MCExpr *kernarg_size = nullptr;
  const MCExpr *compute_pgm_rsrc3 = nullptr;
  const MCExpr *compute_pgm_rsrc1 = nullptr;
  const MCExpr *compute_pgm_rsrc2 = nullptr;
  const MCExpr *kernel_code_properties = nullptr;
  const MCExpr *kernarg_preload = nullptr;

  static MCKernelDescriptor
  getDefaultAmdhsaKernelDescriptor(const MCSubtargetInfo *STI, MCContext &Ctx);
  // MCExpr for:
  // Dst = Dst & ~Mask
  // Dst = Dst | (Value << Shift)
  static void bits_set(const MCExpr *&Dst, const MCExpr *Value, uint32_t Shift,
                       uint32_t Mask, MCContext &Ctx);

  // MCExpr for:
  // return (Src & Mask) >> Shift
  static const MCExpr *bits_get(const MCExpr *Src, uint32_t Shift,
                                uint32_t Mask, MCContext &Ctx);
};

} // end namespace AMDGPU
} // end namespace llvm

#endif // LLVM_LIB_TARGET_AMDGPU_MCTARGETDESC_AMDGPUMCKERNELDESCRIPTOR_H