1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-- -o - %s | FileCheck %s
declare i32 @llvm.fshl.i32(i32, i32, i32)
declare i16 @llvm.fshr.i16(i16, i16, i16)
declare i64 @llvm.fshr.i64(i64, i64, i64)
declare <4 x i32> @llvm.fshl.v4i32(<4 x i32>, <4 x i32>, <4 x i32>)
define i1 @fshl_or_eq_0(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_or_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1, lsl #5
; CHECK-NEXT: cmp w8, #0
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
%or = or i32 %x, %y
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 5)
%r = icmp eq i32 %f, 0
ret i1 %r
}
define i1 @fshl_or_commute_eq_0(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_or_commute_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1, lsl #5
; CHECK-NEXT: cmp w8, #0
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
%or = or i32 %y, %x
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 5)
%r = icmp eq i32 %f, 0
ret i1 %r
}
define <4 x i1> @fshl_or2_eq_0(<4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: fshl_or2_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: ushr v1.4s, v1.4s, #7
; CHECK-NEXT: orr v0.16b, v1.16b, v0.16b
; CHECK-NEXT: cmeq v0.4s, v0.4s, #0
; CHECK-NEXT: xtn v0.4h, v0.4s
; CHECK-NEXT: ret
%or = or <4 x i32> %x, %y
%f = call <4 x i32> @llvm.fshl.v4i32(<4 x i32> %x, <4 x i32> %or, <4 x i32> <i32 25, i32 25, i32 25, i32 25>)
%r = icmp eq <4 x i32> %f, zeroinitializer
ret <4 x i1> %r
}
define <4 x i1> @fshl_or2_commute_eq_0(<4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: fshl_or2_commute_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: ushr v1.4s, v1.4s, #7
; CHECK-NEXT: orr v0.16b, v1.16b, v0.16b
; CHECK-NEXT: cmeq v0.4s, v0.4s, #0
; CHECK-NEXT: xtn v0.4h, v0.4s
; CHECK-NEXT: ret
%or = or <4 x i32> %y, %x
%f = call <4 x i32> @llvm.fshl.v4i32(<4 x i32> %x, <4 x i32> %or, <4 x i32> <i32 25, i32 25, i32 25, i32 25>)
%r = icmp eq <4 x i32> %f, zeroinitializer
ret <4 x i1> %r
}
define i1 @fshr_or_eq_0(i16 %x, i16 %y) {
; CHECK-LABEL: fshr_or_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1, lsl #8
; CHECK-NEXT: tst w8, #0xffff
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
%or = or i16 %x, %y
%f = call i16 @llvm.fshr.i16(i16 %or, i16 %x, i16 8)
%r = icmp eq i16 %f, 0
ret i1 %r
}
define i1 @fshr_or_commute_eq_0(i16 %x, i16 %y) {
; CHECK-LABEL: fshr_or_commute_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1, lsl #8
; CHECK-NEXT: tst w8, #0xffff
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
%or = or i16 %y, %x
%f = call i16 @llvm.fshr.i16(i16 %or, i16 %x, i16 8)
%r = icmp eq i16 %f, 0
ret i1 %r
}
define i1 @fshr_or2_eq_0(i64 %x, i64 %y) {
; CHECK-LABEL: fshr_or2_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x8, x0, x1, lsr #3
; CHECK-NEXT: cmp x8, #0
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
%or = or i64 %x, %y
%f = call i64 @llvm.fshr.i64(i64 %x, i64 %or, i64 3)
%r = icmp eq i64 %f, 0
ret i1 %r
}
define i1 @fshl_or_ne_0(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_or_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1, lsl #7
; CHECK-NEXT: cmp w8, #0
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i32 %x, %y
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 7)
%r = icmp ne i32 %f, 0
ret i1 %r
}
define i1 @fshl_or_commute_ne_0(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_or_commute_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1, lsl #7
; CHECK-NEXT: cmp w8, #0
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i32 %y, %x
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 7)
%r = icmp ne i32 %f, 0
ret i1 %r
}
define <4 x i1> @fshl_or2_ne_0(<4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: fshl_or2_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: ushr v1.4s, v1.4s, #27
; CHECK-NEXT: orr v0.16b, v1.16b, v0.16b
; CHECK-NEXT: cmtst v0.4s, v0.4s, v0.4s
; CHECK-NEXT: xtn v0.4h, v0.4s
; CHECK-NEXT: ret
%or = or <4 x i32> %x, %y
%f = call <4 x i32> @llvm.fshl.v4i32(<4 x i32> %x, <4 x i32> %or, <4 x i32> <i32 5, i32 5, i32 5, i32 5>)
%r = icmp ne <4 x i32> %f, zeroinitializer
ret <4 x i1> %r
}
define <4 x i1> @fshl_or2_commute_ne_0(<4 x i32> %x, <4 x i32> %y) {
; CHECK-LABEL: fshl_or2_commute_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: ushr v1.4s, v1.4s, #27
; CHECK-NEXT: orr v0.16b, v1.16b, v0.16b
; CHECK-NEXT: cmtst v0.4s, v0.4s, v0.4s
; CHECK-NEXT: xtn v0.4h, v0.4s
; CHECK-NEXT: ret
%or = or <4 x i32> %y, %x
%f = call <4 x i32> @llvm.fshl.v4i32(<4 x i32> %x, <4 x i32> %or, <4 x i32> <i32 5, i32 5, i32 5, i32 5>)
%r = icmp ne <4 x i32> %f, zeroinitializer
ret <4 x i1> %r
}
define i1 @fshr_or_ne_0(i64 %x, i64 %y) {
; CHECK-LABEL: fshr_or_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x8, x0, x1, lsl #63
; CHECK-NEXT: cmp x8, #0
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i64 %x, %y
%f = call i64 @llvm.fshr.i64(i64 %or, i64 %x, i64 1)
%r = icmp ne i64 %f, 0
ret i1 %r
}
define i1 @fshr_or_commute_ne_0(i64 %x, i64 %y) {
; CHECK-LABEL: fshr_or_commute_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr x8, x0, x1, lsl #63
; CHECK-NEXT: cmp x8, #0
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i64 %y, %x
%f = call i64 @llvm.fshr.i64(i64 %or, i64 %x, i64 1)
%r = icmp ne i64 %f, 0
ret i1 %r
}
define i1 @fshr_or2_ne_0(i16 %x, i16 %y) {
; CHECK-LABEL: fshr_or2_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w1, #0xfffc
; CHECK-NEXT: orr w8, w0, w8, lsr #2
; CHECK-NEXT: tst w8, #0xffff
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i16 %x, %y
%f = call i16 @llvm.fshr.i16(i16 %x, i16 %or, i16 2)
%r = icmp ne i16 %f, 0
ret i1 %r
}
define i1 @fshr_or2_commute_ne_0(i16 %x, i16 %y) {
; CHECK-LABEL: fshr_or2_commute_ne_0:
; CHECK: // %bb.0:
; CHECK-NEXT: and w8, w1, #0xfffc
; CHECK-NEXT: orr w8, w0, w8, lsr #2
; CHECK-NEXT: tst w8, #0xffff
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i16 %y, %x
%f = call i16 @llvm.fshr.i16(i16 %x, i16 %or, i16 2)
%r = icmp ne i16 %f, 0
ret i1 %r
}
define i1 @fshl_xor_eq_0(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_xor_eq_0:
; CHECK: // %bb.0:
; CHECK-NEXT: eor w8, w0, w1
; CHECK-NEXT: extr w8, w8, w0, #30
; CHECK-NEXT: cmp w8, #0
; CHECK-NEXT: cset w0, eq
; CHECK-NEXT: ret
%or = xor i32 %x, %y
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 2)
%r = icmp eq i32 %f, 0
ret i1 %r
}
define i1 @fshl_or_sgt_0(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_or_sgt_0:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1
; CHECK-NEXT: extr w8, w8, w0, #30
; CHECK-NEXT: cmp w8, #0
; CHECK-NEXT: cset w0, gt
; CHECK-NEXT: ret
%or = or i32 %x, %y
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 2)
%r = icmp sgt i32 %f, 0
ret i1 %r
}
define i1 @fshl_or_ne_2(i32 %x, i32 %y) {
; CHECK-LABEL: fshl_or_ne_2:
; CHECK: // %bb.0:
; CHECK-NEXT: orr w8, w0, w1
; CHECK-NEXT: extr w8, w8, w0, #30
; CHECK-NEXT: cmp w8, #2
; CHECK-NEXT: cset w0, ne
; CHECK-NEXT: ret
%or = or i32 %x, %y
%f = call i32 @llvm.fshl.i32(i32 %or, i32 %x, i32 2)
%r = icmp ne i32 %f, 2
ret i1 %r
}
|
