File: swp-rename.ll

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.8-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,388 kB
  • sloc: cpp: 7,438,767; ansic: 1,393,871; asm: 1,012,926; python: 241,728; f90: 86,635; objc: 75,411; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (30 lines) | stat: -rw-r--r-- 891 bytes parent folder | download | duplicates (6) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
 
; RUN: llc -mtriple=hexagon -enable-pipeliner < %s -pipeliner-experimental-cg=true | FileCheck %s

; A test that the Phi rewrite logic is correct.

; CHECK: [[REG0:(r[0-9]+)]] = #0
; CHECK: loop0(.LBB0_[[LOOP:.]],
; CHECK: .LBB0_[[LOOP]]:
; CHECK: memh([[REG0]]+#0) = #0

define void @f0(i32 %a0) #0 {
b0:
  %v0 = add i32 %a0, -4
  br label %b1

b1:                                               ; preds = %b1, %b0
  %v1 = phi ptr [ %v4, %b1 ], [ null, %b0 ]
  %v2 = phi i32 [ %v5, %b1 ], [ 0, %b0 ]
  %v3 = getelementptr inbounds i16, ptr %v1, i32 1
  store i16 0, ptr %v1, align 2
  %v4 = getelementptr inbounds i16, ptr %v1, i32 2
  store i16 0, ptr %v3, align 2
  %v5 = add nsw i32 %v2, 8
  %v6 = icmp slt i32 %v5, %v0
  br i1 %v6, label %b1, label %b2

b2:                                               ; preds = %b1
  ret void
}

attributes #0 = { nounwind "target-cpu"="hexagonv55" }