1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
; RUN: llc < %s | FileCheck %s
; RUN: %if ptxas %{ llc < %s | %ptxas-verify %}
target triple = "nvptx64-nvidia-cuda"
define i32 @flo_1(i32 %a) {
; CHECK-LABEL: flo_1(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<3>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u32 %r1, [flo_1_param_0];
; CHECK-NEXT: bfind.s32 %r2, %r1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r2;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.s.i32(i32 %a, i1 false)
ret i32 %r
}
define i32 @flo_2(i32 %a) {
; CHECK-LABEL: flo_2(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<3>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u32 %r1, [flo_2_param_0];
; CHECK-NEXT: bfind.shiftamt.s32 %r2, %r1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r2;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.s.i32(i32 %a, i1 true)
ret i32 %r
}
define i32 @flo_3(i32 %a) {
; CHECK-LABEL: flo_3(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<3>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u32 %r1, [flo_3_param_0];
; CHECK-NEXT: bfind.u32 %r2, %r1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r2;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.u.i32(i32 %a, i1 false)
ret i32 %r
}
define i32 @flo_4(i32 %a) {
; CHECK-LABEL: flo_4(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<3>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u32 %r1, [flo_4_param_0];
; CHECK-NEXT: bfind.shiftamt.u32 %r2, %r1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r2;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.u.i32(i32 %a, i1 true)
ret i32 %r
}
define i32 @flo_5(i64 %a) {
; CHECK-LABEL: flo_5(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<2>;
; CHECK-NEXT: .reg .b64 %rd<2>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u64 %rd1, [flo_5_param_0];
; CHECK-NEXT: bfind.s64 %r1, %rd1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r1;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.s.i64(i64 %a, i1 false)
ret i32 %r
}
define i32 @flo_6(i64 %a) {
; CHECK-LABEL: flo_6(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<2>;
; CHECK-NEXT: .reg .b64 %rd<2>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u64 %rd1, [flo_6_param_0];
; CHECK-NEXT: bfind.shiftamt.s64 %r1, %rd1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r1;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.s.i64(i64 %a, i1 true)
ret i32 %r
}
define i32 @flo_7(i64 %a) {
; CHECK-LABEL: flo_7(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<2>;
; CHECK-NEXT: .reg .b64 %rd<2>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u64 %rd1, [flo_7_param_0];
; CHECK-NEXT: bfind.u64 %r1, %rd1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r1;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.u.i64(i64 %a, i1 false)
ret i32 %r
}
define i32 @flo_8(i64 %a) {
; CHECK-LABEL: flo_8(
; CHECK: {
; CHECK-NEXT: .reg .b32 %r<2>;
; CHECK-NEXT: .reg .b64 %rd<2>;
; CHECK-EMPTY:
; CHECK-NEXT: // %bb.0:
; CHECK-NEXT: ld.param.u64 %rd1, [flo_8_param_0];
; CHECK-NEXT: bfind.shiftamt.u64 %r1, %rd1;
; CHECK-NEXT: st.param.b32 [func_retval0], %r1;
; CHECK-NEXT: ret;
%r = call i32 @llvm.nvvm.flo.u.i64(i64 %a, i1 true)
ret i32 %r
}
declare i32 @llvm.nvvm.flo.s.i32(i32, i1)
declare i32 @llvm.nvvm.flo.u.i32(i32, i1)
declare i32 @llvm.nvvm.flo.s.i64(i64, i1)
declare i32 @llvm.nvvm.flo.u.i64(i64, i1)
|
