1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
; RUN: llc -mcpu=pwr7 -verify-machineinstrs \
; RUN: -mtriple=powerpc-unknown-aix < %s | FileCheck %s
; RUN: llc -mcpu=pwr7 -verify-machineinstrs \
; RUN: -mtriple=powerpc64-unknown-aix < %s | FileCheck %s
; RUN: llc -mcpu=pwr7 -verify-machineinstrs -no-integrated-as \
; RUN: -mtriple=powerpc64-unknown-aix < %s | FileCheck %s --check-prefix=NOIS
; Function Attrs: noinline nounwind optnone uwtable
define dso_local signext i32 @NoBarrier_CompareAndSwap(ptr %ptr, i32 signext %old_value, i32 signext %new_value) #0 {
; CHECK-LABEL: NoBarrier_CompareAndSwap:
; CHECK: #APP
; CHECK-NEXT: L..tmp0:
; CHECK-NEXT: lwarx 6, 0, 3
; CHECK-NEXT: cmpw 4, 6
; CHECK-NEXT: bne- 0, L..tmp1
; CHECK-NEXT: stwcx. 5, 0, 3
; CHECK-NEXT: bne- 0, L..tmp0
; CHECK-NEXT: L..tmp1:
; NOIS-LABEL: NoBarrier_CompareAndSwap:
; NOIS: #APP
; NOIS-NEXT: 1: lwarx 6, 0, 3
; NOIS-NEXT: cmpw 4, 6
; NOIS-NEXT: bne- 2f
; NOIS-NEXT: stwcx. 5, 0, 3
; NOIS-NEXT: bne- 1b
; NOIS-NEXT: 2:
entry:
%ptr.addr = alloca ptr, align 8 %old_value.addr = alloca i32, align 4
%new_value.addr = alloca i32, align 4
%result = alloca i32, align 4
store ptr %ptr, ptr %ptr.addr, align 8
store i32 %old_value, ptr %old_value.addr, align 4
store i32 %new_value, ptr %new_value.addr, align 4
%0 = load ptr, ptr %ptr.addr, align 8
%1 = load i32, ptr %old_value.addr, align 4
%2 = load i32, ptr %new_value.addr, align 4
%3 = call i32 asm sideeffect "1: lwarx $0, $4, $1 \0A\09 cmpw $2, $0 \0A\09 bne- 2f \0A\09 stwcx. $3, $4, $1 \0A\09 bne- 1b \0A\092: \0A\09", "=&b,b,b,b,i,~{cr0},~{ctr}"(ptr %0, i32 %1, i32 %2, i32 0)
store i32 %3, ptr %result, align 4
%4 = load i32, ptr %result, align 4
ret i32 %4
}
define dso_local signext i32 @NoBarrier_CompareAndSwapExtMne(ptr %ptr, i32 signext %old_value, i32 signext %new_value) #0 {
; CHECK-LABEL: NoBarrier_CompareAndSwapExtMne:
; CHECK: #APP
; CHECK-NEXT: L..tmp2:
; CHECK-NEXT: lwarx 6, 0, 3
; CHECK-NEXT: cmpw 4, 6
; CHECK-NEXT: bne- 0, L..tmp3
; CHECK-NEXT: stwcx. 5, 0, 3
; CHECK-NEXT: bne- 0, L..tmp2
; CHECK-NEXT: L..tmp3:
; NOIS-LABEL: NoBarrier_CompareAndSwapExtMne:
; NOIS: #APP
; NOIS-NEXT: 1: lwarx 6, 0, 3
; NOIS-NEXT: cmpw 4, 6
; NOIS-NEXT: bne- 2f
; NOIS-NEXT: stwcx. 5, 0, 3
; NOIS-NEXT: bne- 1b
; NOIS-NEXT: 2:
entry:
%ptr.addr = alloca ptr, align 8 %old_value.addr = alloca i32, align 4
%new_value.addr = alloca i32, align 4
%result = alloca i32, align 4
store ptr %ptr, ptr %ptr.addr, align 8
store i32 %old_value, ptr %old_value.addr, align 4
store i32 %new_value, ptr %new_value.addr, align 4
%0 = load ptr, ptr %ptr.addr, align 8
%1 = load i32, ptr %old_value.addr, align 4
%2 = load i32, ptr %new_value.addr, align 4
%3 = call i32 asm sideeffect "1: lwarx $0, $4, $1, 0 \0A\09 cmpw $2, $0 \0A\09 bne- 2f \0A\09 stwcx. $3, $4, $1 \0A\09 bne- 1b \0A\092: \0A\09", "=&b,b,b,b,i,~{cr0},~{ctr}"(ptr %0, i32 %1, i32 %2, i32 0)
store i32 %3, ptr %result, align 4
%4 = load i32, ptr %result, align 4
ret i32 %4
}
|
