1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -relocation-model=pic -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl \
; RUN: --check-prefixes=CHECK,BE
; RUN: llc -relocation-model=pic -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr8 < %s | FileCheck %s \
; RUN: --implicit-check-not cmpw --implicit-check-not cmpd --implicit-check-not cmpl \
; RUN: --check-prefixes=CHECK,LE
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
; RUN: -ppc-asm-full-reg-names -mcpu=pwr10 < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK-P10,CHECK-P10-LE
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
; RUN: -ppc-asm-full-reg-names -mcpu=pwr10 < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK-P10,CHECK-P10-BE
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr10 < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK-P10-CMP,CHECK-P10-CMP-LE \
; RUN: --implicit-check-not cmplw --implicit-check-not cmpld
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -O2 \
; RUN: -ppc-gpr-icmps=all -ppc-asm-full-reg-names -mcpu=pwr10 < %s | \
; RUN: FileCheck %s --check-prefixes=CHECK-P10-CMP,CHECK-P10-CMP-BE \
; RUN: --implicit-check-not cmplw --implicit-check-not cmpld
%struct.tree_common = type { i8, [3 x i8] }
declare signext i32 @fn2(...) local_unnamed_addr #1
; Function Attrs: nounwind
define dso_local i32 @testCompare1(ptr nocapture readonly %arg1) nounwind {
; BE-LABEL: testCompare1:
; BE: # %bb.0: # %entry
; BE-NEXT: mflr r0
; BE-NEXT: stdu r1, -112(r1)
; BE-NEXT: addis r4, r2, testCompare1@toc@ha
; BE-NEXT: std r0, 128(r1)
; BE-NEXT: lbz r3, 0(r3)
; BE-NEXT: lbz r4, testCompare1@toc@l(r4)
; BE-NEXT: clrlwi r3, r3, 31
; BE-NEXT: clrlwi r4, r4, 31
; BE-NEXT: clrldi r3, r3, 32
; BE-NEXT: clrldi r4, r4, 32
; BE-NEXT: sub r3, r3, r4
; BE-NEXT: rldicl r3, r3, 1, 63
; BE-NEXT: bl fn2
; BE-NEXT: nop
; BE-NEXT: addi r1, r1, 112
; BE-NEXT: ld r0, 16(r1)
; BE-NEXT: mtlr r0
; BE-NEXT: blr
;
; LE-LABEL: testCompare1:
; LE: # %bb.0: # %entry
; LE-NEXT: mflr r0
; LE-NEXT: stdu r1, -32(r1)
; LE-NEXT: addis r4, r2, testCompare1@toc@ha
; LE-NEXT: std r0, 48(r1)
; LE-NEXT: lbz r3, 0(r3)
; LE-NEXT: lbz r4, testCompare1@toc@l(r4)
; LE-NEXT: clrlwi r3, r3, 31
; LE-NEXT: clrlwi r4, r4, 31
; LE-NEXT: clrldi r3, r3, 32
; LE-NEXT: clrldi r4, r4, 32
; LE-NEXT: sub r3, r3, r4
; LE-NEXT: rldicl r3, r3, 1, 63
; LE-NEXT: bl fn2
; LE-NEXT: nop
; LE-NEXT: addi r1, r1, 32
; LE-NEXT: ld r0, 16(r1)
; LE-NEXT: mtlr r0
; LE-NEXT: blr
;
; CHECK-P10-LE-LABEL: testCompare1:
; CHECK-P10-LE: # %bb.0: # %entry
; CHECK-P10-LE-NEXT: plbz r4, testCompare1@PCREL(0), 1
; CHECK-P10-LE-NEXT: lbz r3, 0(r3)
; CHECK-P10-LE-NEXT: clrlwi r4, r4, 31
; CHECK-P10-LE-NEXT: clrlwi r3, r3, 31
; CHECK-P10-LE-NEXT: cmplw r4, r3
; CHECK-P10-LE-NEXT: setbc r3, gt
; CHECK-P10-LE-NEXT: b fn2@notoc
; CHECK-P10-LE-NEXT: #TC_RETURNd8 fn2@notoc 0
;
; CHECK-P10-BE-LABEL: testCompare1:
; CHECK-P10-BE: # %bb.0: # %entry
; CHECK-P10-BE-NEXT: mflr r0
; CHECK-P10-BE-NEXT: std r0, 16(r1)
; CHECK-P10-BE-NEXT: stdu r1, -112(r1)
; CHECK-P10-BE-NEXT: addis r4, r2, testCompare1@toc@ha
; CHECK-P10-BE-NEXT: lbz r3, 0(r3)
; CHECK-P10-BE-NEXT: lbz r4, testCompare1@toc@l(r4)
; CHECK-P10-BE-NEXT: clrlwi r3, r3, 31
; CHECK-P10-BE-NEXT: clrlwi r4, r4, 31
; CHECK-P10-BE-NEXT: cmplw r4, r3
; CHECK-P10-BE-NEXT: setbc r3, gt
; CHECK-P10-BE-NEXT: bl fn2
; CHECK-P10-BE-NEXT: nop
; CHECK-P10-BE-NEXT: addi r1, r1, 112
; CHECK-P10-BE-NEXT: ld r0, 16(r1)
; CHECK-P10-BE-NEXT: mtlr r0
; CHECK-P10-BE-NEXT: blr
;
; CHECK-P10-CMP-LE-LABEL: testCompare1:
; CHECK-P10-CMP-LE: # %bb.0: # %entry
; CHECK-P10-CMP-LE-NEXT: mflr r0
; CHECK-P10-CMP-LE-NEXT: std r0, 16(r1)
; CHECK-P10-CMP-LE-NEXT: stdu r1, -112(r1)
; CHECK-P10-CMP-LE-NEXT: addis r4, r2, testCompare1@toc@ha
; CHECK-P10-CMP-LE-NEXT: lbz r3, 0(r3)
; CHECK-P10-CMP-LE-NEXT: lbz r4, testCompare1@toc@l(r4)
; CHECK-P10-CMP-LE-NEXT: clrlwi r3, r3, 31
; CHECK-P10-CMP-LE-NEXT: clrldi r3, r3, 32
; CHECK-P10-CMP-LE-NEXT: clrlwi r4, r4, 31
; CHECK-P10-CMP-LE-NEXT: clrldi r4, r4, 32
; CHECK-P10-CMP-LE-NEXT: sub r3, r3, r4
; CHECK-P10-CMP-LE-NEXT: rldicl r3, r3, 1, 63
; CHECK-P10-CMP-LE-NEXT: bl fn2
; CHECK-P10-CMP-LE-NEXT: nop
; CHECK-P10-CMP-LE-NEXT: addi r1, r1, 112
; CHECK-P10-CMP-LE-NEXT: ld r0, 16(r1)
; CHECK-P10-CMP-LE-NEXT: mtlr r0
; CHECK-P10-CMP-LE-NEXT: blr
;
; CHECK-P10-CMP-BE-LABEL: testCompare1:
; CHECK-P10-CMP-BE: # %bb.0: # %entry
; CHECK-P10-CMP-BE-NEXT: plbz r4, testCompare1@PCREL(0), 1
; CHECK-P10-CMP-BE-NEXT: lbz r3, 0(r3)
; CHECK-P10-CMP-BE-NEXT: clrlwi r4, r4, 31
; CHECK-P10-CMP-BE-NEXT: clrlwi r3, r3, 31
; CHECK-P10-CMP-BE-NEXT: clrldi r4, r4, 32
; CHECK-P10-CMP-BE-NEXT: clrldi r3, r3, 32
; CHECK-P10-CMP-BE-NEXT: sub r3, r3, r4
; CHECK-P10-CMP-BE-NEXT: rldicl r3, r3, 1, 63
; CHECK-P10-CMP-BE-NEXT: b fn2@notoc
; CHECK-P10-CMP-BE-NEXT: #TC_RETURNd8 fn2@notoc 0
entry:
%bf.load = load i8, ptr @testCompare1, align 4
%bf.clear = and i8 %bf.load, 1
%bf.load1 = load i8, ptr %arg1, align 4
%bf.clear2 = and i8 %bf.load1, 1
%cmp = icmp ugt i8 %bf.clear, %bf.clear2
%conv = zext i1 %cmp to i32
%call = tail call signext i32 @fn2(i32 signext %conv) #2
ret i32 undef
}
; Function Attrs: norecurse nounwind readnone
define dso_local signext i32 @testCompare2(i32 zeroext %a, i32 zeroext %b) {
; CHECK-LABEL: testCompare2:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: clrlwi r3, r3, 31
; CHECK-NEXT: clrlwi r4, r4, 31
; CHECK-NEXT: clrldi r3, r3, 32
; CHECK-NEXT: clrldi r4, r4, 32
; CHECK-NEXT: sub r3, r4, r3
; CHECK-NEXT: rldicl r3, r3, 1, 63
; CHECK-NEXT: blr
;
; CHECK-P10-LABEL: testCompare2:
; CHECK-P10: # %bb.0: # %entry
; CHECK-P10-NEXT: clrlwi r3, r3, 31
; CHECK-P10-NEXT: clrlwi r4, r4, 31
; CHECK-P10-NEXT: cmplw r3, r4
; CHECK-P10-NEXT: setbc r3, gt
; CHECK-P10-NEXT: blr
;
; CHECK-P10-CMP-LABEL: testCompare2:
; CHECK-P10-CMP: # %bb.0: # %entry
; CHECK-P10-CMP-NEXT: clrlwi r3, r3, 31
; CHECK-P10-CMP-NEXT: clrlwi r4, r4, 31
; CHECK-P10-CMP-NEXT: clrldi r3, r3, 32
; CHECK-P10-CMP-NEXT: clrldi r4, r4, 32
; CHECK-P10-CMP-NEXT: sub r3, r4, r3
; CHECK-P10-CMP-NEXT: rldicl r3, r3, 1, 63
; CHECK-P10-CMP-NEXT: blr
entry:
%and = and i32 %a, 1
%and1 = and i32 %b, 1
%cmp = icmp ugt i32 %and, %and1
%conv = zext i1 %cmp to i32
ret i32 %conv
}
|
