1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -verify-machineinstrs -mcpu=pwr9 -mtriple=powerpc64-unknown-linux-gnu < %s | FileCheck %s
; RUN: llc -verify-machineinstrs -mcpu=pwr9 -mtriple=powerpc64le-unknown-linux-gnu < %s | FileCheck %s
; Check the vabsd* instructions that were added in PowerISA V3.0
; Function Attrs: nounwind readnone
declare <16 x i8> @llvm.ppc.altivec.vabsdub(<16 x i8>, <16 x i8>)
; Function Attrs: nounwind readnone
declare <8 x i16> @llvm.ppc.altivec.vabsduh(<8 x i16>, <8 x i16>)
; Function Attrs: nounwind readnone
declare <4 x i32> @llvm.ppc.altivec.vabsduw(<4 x i32>, <4 x i32>)
define <16 x i8> @test_byte(<16 x i8> %a, <16 x i8> %b) {
; CHECK-LABEL: test_byte:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vabsdub 2, 2, 3
; CHECK-NEXT: blr
entry:
%res = tail call <16 x i8> @llvm.ppc.altivec.vabsdub(<16 x i8> %a, <16 x i8> %b)
ret <16 x i8> %res
}
define <8 x i16> @test_half(<8 x i16> %a, <8 x i16> %b) {
; CHECK-LABEL: test_half:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vabsduh 2, 2, 3
; CHECK-NEXT: blr
entry:
%res = tail call <8 x i16> @llvm.ppc.altivec.vabsduh(<8 x i16> %a, <8 x i16> %b)
ret <8 x i16> %res
}
define <4 x i32> @test_word(<4 x i32> %a, <4 x i32> %b) {
; CHECK-LABEL: test_word:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vabsduw 2, 2, 3
; CHECK-NEXT: blr
entry:
%res = tail call <4 x i32> @llvm.ppc.altivec.vabsduw(<4 x i32> %a, <4 x i32> %b)
ret <4 x i32> %res
}
define <16 x i8> @test_vabsdub(<16 x i8> %0, <16 x i8> %1) {
; CHECK-LABEL: test_vabsdub:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vabsdub 2, 2, 3
; CHECK-NEXT: blr
entry:
%2 = zext <16 x i8> %0 to <16 x i32>
%3 = zext <16 x i8> %1 to <16 x i32>
%4 = sub nsw <16 x i32> %2, %3
%5 = icmp slt <16 x i32> %4, zeroinitializer
%6 = sub nsw <16 x i32> zeroinitializer, %4
%7 = select <16 x i1> %5, <16 x i32> %6, <16 x i32> %4
%8 = trunc <16 x i32> %7 to <16 x i8>
ret <16 x i8> %8
}
define <8 x i16> @test_vabsduh(<8 x i16> %0, <8 x i16> %1) {
; CHECK-LABEL: test_vabsduh:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: vabsduh 2, 2, 3
; CHECK-NEXT: blr
entry:
%2 = zext <8 x i16> %0 to <8 x i32>
%3 = zext <8 x i16> %1 to <8 x i32>
%4 = sub nsw <8 x i32> %2, %3
%5 = icmp slt <8 x i32> %4, zeroinitializer
%6 = sub nsw <8 x i32> zeroinitializer, %4
%7 = select <8 x i1> %5, <8 x i32> %6, <8 x i32> %4
%8 = trunc <8 x i32> %7 to <8 x i16>
ret <8 x i16> %8
}
define <4 x i32> @test_vabsduw(<4 x i32> %0, <4 x i32> %1) {
; CHECK-LABEL: test_vabsduw:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvnegsp 35, 35
; CHECK-NEXT: xvnegsp 34, 34
; CHECK-NEXT: vabsduw 2, 2, 3
; CHECK-NEXT: blr
entry:
%2 = sub nsw <4 x i32> %0, %1
%3 = icmp slt <4 x i32> %2, zeroinitializer
%4 = sub nsw <4 x i32> zeroinitializer, %2
%5 = select <4 x i1> %3, <4 x i32> %4, <4 x i32> %2
ret <4 x i32> %5
}
|
