1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
; Test 128-bit comparisons in vector registers on z17
;
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=z17 -verify-machineinstrs | FileCheck %s
; Equality comparison.
define i64 @f1(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f1:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: vecq %v1, %v0
; CHECK-NEXT: selgre %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp eq i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Inequality comparison.
define i64 @f2(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f2:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: vecq %v1, %v0
; CHECK-NEXT: selgrlh %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp ne i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Signed greater-than comparison.
define i64 @f3(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f3:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: vecq %v1, %v0
; CHECK-NEXT: selgrh %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp sgt i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Signed less-than comparison.
define i64 @f4(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f4:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: vecq %v1, %v0
; CHECK-NEXT: selgrl %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp slt i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Signed greater-or-equal comparison.
define i64 @f5(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f5:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: vecq %v1, %v0
; CHECK-NEXT: selgrhe %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp sge i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Signed less-or-equal comparison.
define i64 @f6(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f6:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: vecq %v1, %v0
; CHECK-NEXT: selgrle %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp sle i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Unsigned greater-than comparison.
define i64 @f7(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f7:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: veclq %v1, %v0
; CHECK-NEXT: selgrh %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp ugt i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Unsigned less-than comparison.
define i64 @f8(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f8:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: veclq %v1, %v0
; CHECK-NEXT: selgrl %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp ult i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Unsigned greater-or-equal comparison.
define i64 @f9(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f9:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: veclq %v1, %v0
; CHECK-NEXT: selgrhe %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp uge i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Unsigned less-or-equal comparison.
define i64 @f10(i128 %value1, i128 %value2, i64 %a, i64 %b) {
; CHECK-LABEL: f10:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r3), 3
; CHECK-NEXT: vl %v1, 0(%r2), 3
; CHECK-NEXT: veclq %v1, %v0
; CHECK-NEXT: selgrle %r2, %r4, %r5
; CHECK-NEXT: br %r14
%cond = icmp ule i128 %value1, %value2
%res = select i1 %cond, i64 %a, i64 %b
ret i64 %res
}
; Select between i128 values.
define i128 @f11(i64 %value1, i64 %value2, i128 %a, i128 %b) {
; CHECK-LABEL: f11:
; CHECK: # %bb.0:
; CHECK-NEXT: vl %v0, 0(%r5), 3
; CHECK-NEXT: cgrje %r3, %r4, .LBB10_2
; CHECK-NEXT: # %bb.1:
; CHECK-NEXT: vl %v1, 0(%r6), 3
; CHECK-NEXT: vaq %v0, %v0, %v1
; CHECK-NEXT: .LBB10_2:
; CHECK-NEXT: vst %v0, 0(%r2), 3
; CHECK-NEXT: br %r14
%cond = icmp eq i64 %value1, %value2
%sum = add i128 %a, %b
%res = select i1 %cond, i128 %a, i128 %sum
ret i128 %res
}
|
