File: mve-vmov-lane.s

package info (click to toggle)
llvm-toolchain-20 1%3A20.1.8-1~exp1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 2,111,388 kB
  • sloc: cpp: 7,438,767; ansic: 1,393,871; asm: 1,012,926; python: 241,728; f90: 86,635; objc: 75,411; lisp: 42,144; pascal: 17,286; sh: 10,027; ml: 5,082; perl: 4,730; awk: 3,523; makefile: 3,349; javascript: 2,251; xml: 892; fortran: 672
file content (16 lines) | stat: -rw-r--r-- 915 bytes parent folder | download | duplicates (28) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 
// RUN: not llvm-mc -triple=thumbv8m.main   -mattr=+fp-armv8 -show-encoding < %s 2>%t | FileCheck %s --check-prefix=V80M
// RUN: FileCheck %s < %t --check-prefix=V80M-ERROR
// RUN:     llvm-mc -triple=thumbv8.1m.main -mattr=+fp-armv8 -show-encoding < %s 2>%t
// RUN:     llvm-mc -triple=thumbv8.1m.main -mattr=+mve      -show-encoding < %s 2>%t

// v8.1M added the Q register syntax for this instruction. The v8.1M spec does
// not list the D register syntax as valid, but we accept it as an extension to
// make porting code from v8.0M to v8.1M easier.

vmov.32 r0, d1[0]
// V80M: vmov.32 r0, d1[0]               @ encoding: [0x11,0xee,0x10,0x0b]
// V81M: vmov.32 r0, d1[0]               @ encoding: [0x11,0xee,0x10,0x0b]

vmov.32 r0, q0[2]
// V80M-ERROR: :[[@LINE-1]]:{{[0-9]+}}: error: instruction requires: armv8.1m.main with FP or MVE
// V81M: vmov.32 r0, q0[2]               @ encoding: [0x11,0xee,0x10,0x0b]